Datasheet > A625308R-70L

A625308R-70L

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
联笙电子 - AMICC		静态存储器
页数	文件大小	规格书
13页	126K
描述
32K X 8 BIT CMOS SRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A625308R-70L 数据手册

A625308 Series

AC Test Conditions

Input Pulse Levels

0V, 3.0V

5 ns

Input Rise And Fall Time

Input and Output Timing Reference Levels

Output Load

1.5V

See Figure 1,2

+5V

1800W

990W

I/O

990W

30pF*

5pF*

* Including scope and jig.

Figure 1. Output Load

Figure 2. Output Load for tCLZ

tOLZ , tCHZ, tOHZ, tWHZ, and tow

Data Retention Characteristics (TA = 0°C to 70°C)

Symbol

Parameter

VCC for Data Retention

Min.

Max.

Unit

Conditions

VDR

2.0

5.5

CE ³ VCC - 0.2V

L Version

S Version

VCC = 3.0V,

50*

ICCDR

Data Retention Current

CE ³ VCC - 0.2V

VIN ³ 0V

10**

tCDR

Chip Disable to Data Retention Time

Operation Recovery Time

See Retention Waveform

* A625308-70L

** A625308-70S

ICCDR : Max. 20mA at TA = 0°C to +40°C

ICCDR : Max. 3mA at TA = 0°C to +40°C

Low VCC Data Retention Waveform

DATA RETENTION MODE

4.5V

VCC

tCDR

VDR ³ 2.0V

VIH

CE ³ VDR - 0.2V

PRELIMINARY

(December, 2000, Version 0.2)

AMIC Technology, Inc.

1...7 8 91011 12 13

下载PDF

与A625308R-70L相关器件

型号	品牌	描述	获取价格	数据表
A625308R-70S	AMICC	32K X 8 BIT CMOS SRAM	获取价格
A625308-S	AMICC	32K X 8 BIT CMOS SRAM	获取价格
A625308V	AMICC	32K X 8 BIT CMOS SRAM	获取价格
A625308V-70L	AMICC	32K X 8 BIT CMOS SRAM	获取价格
A625308V-70S	AMICC	32K X 8 BIT CMOS SRAM	获取价格
A6259KA	ALLEGRO	8-BIT ADDRESSABLE DMOS POWER DRIVER	获取价格