Datasheet > A43L1632AG-5UF

A43L1632AG-5UF

更新时间： 2022-12-01 19:23:56

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
43页	740K
描述
DRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43L1632AG-5UF 数据手册

A43L1632A

Decoupling Capacitance Guide Line

Recommended decoupling capacitance added to power line at board.

Parameter

Symbol

Value

Unit

μF

Decoupling Capacitance between VDD and VSS

Decoupling Capacitance between VDDQ and VSSQ

CDC1

CDC2

0.1 + 0.01

μF

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. VSS and VSSQ pins are separated each other

All VSS pins are connected in chip. All VSSQ pins are connected in chip.

DC Electrical Characteristics

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C or TA = -40ºC to +85ºC)

Speed

CAS

Latency

Unit Note

-7

Symbol

Parameter

Test Conditions

Burst Length = 1

-5

-5.5

-6

140

130

Operating Current

(One Bank Active)

Icc1

t^RC≥ tRC(min), tCC ≥ tCC(min),

I^OL= 0mA

110

Icc2 P

CKE ≤ VIL(max), tCC = 15ns

Precharge Standby Current

in power-down mode

Icc2 PS

CKE & CLK ≤ VIL(max), tCC = ∞

CKE ≥ VIH(min), CS ≥ VIH(min), tCC = 15ns

ICC2N

Precharge Standby Current

in non power-down mode

Input signals are changed one time during 30ns

CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞

Input signals are stable

ICC2NS

ICC3P

CKE ≤ VIL(max), tCC = 15ns

CKE ≤ VIL(max), tCC = ∞

Active Standby Current in

power-down mode

ICC3PS

CKE ≥ VIH(min), CS ≥ VIH(min), tCC = 15ns

Input signals are changed one time during 30ns

ICC3N

Active Standby current in

non power-down mode

(One Bank Active)

CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞

Input signals are stable

ICC3NS

170

150

160

150

140

120

Operating Current

(Burst Mode)

I^OL= 0mA, Page Burst

All bank Activated, t^CCD= tCCD (min)

ICC4

120

ICC5

ICC6

Refresh Current

tRC ≥ tRC (min)

Self Refresh Current

CKE ≤ 0.2V

Note: 1. Measured with outputs open. Addresses are changed only one time during tCC(min).

2. Refresh period is 64ms. Addresses are changed only one time during t^CC(min).

PRELIMINARY (March, 2007, Version 0.0)

AMIC Technology, Corp.

1...4 5 678 9 10...43

下载PDF

与A43L1632AG-5UF相关器件

型号	品牌	描述	获取价格	数据表
A43L1632AG-6F	AMICC	DRAM	获取价格
A43L1632AG-6UF	AMICC	DRAM	获取价格
A43L1632AG-7F	AMICC	DRAM	获取价格
A43L1632AG-7UF	AMICC	DRAM	获取价格
A43L1632AV-5.5F	AMICC	DRAM	获取价格
A43L1632AV-5.5UF	AMICC	DRAM	获取价格