5秒后页面跳转
A43L1616G-7UF PDF预览

A43L1616G-7UF

更新时间: 2024-01-08 03:03:40
品牌 Logo 应用领域
联笙电子 - AMICC 动态存储器
页数 文件大小 规格书
46页 549K
描述
DRAM

A43L1616G-7UF 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

A43L1616G-7UF 数据手册

 浏览型号A43L1616G-7UF的Datasheet PDF文件第4页浏览型号A43L1616G-7UF的Datasheet PDF文件第5页浏览型号A43L1616G-7UF的Datasheet PDF文件第6页浏览型号A43L1616G-7UF的Datasheet PDF文件第8页浏览型号A43L1616G-7UF的Datasheet PDF文件第9页浏览型号A43L1616G-7UF的Datasheet PDF文件第10页 
A43L1616  
AC Operating Test Conditions  
(VDD = 3.3V ±0.3V, TA = 0°C to +70°C for commercial or TA = -40ºC to +85ºC for extended)  
Parameter  
Value  
AC input levels  
VIH/VIL = 2.4V/0.4V  
1.4V  
Input timing measurement reference level  
Input rise and all time (See note3)  
Output timing measurement reference level  
Output load condition  
tr/tf = 1ns/1ns  
1.4V  
See Fig.2  
3.3V  
VOH(DC) = 2.4V, IOH = -2mA  
VOL(DC) = 0.4V, IOL = 2mA  
VTT =1.4V  
1200Ω  
50Ω  
Output  
ZO=50Ω  
OUTPUT  
30pF  
870Ω  
30pF  
(Fig. 2) AC Output Load Circuit  
(Fig. 1) DC Output Load Circuit  
AC Characteristics  
(AC operating conditions unless otherwise noted)  
-6  
-7  
Symbol  
Parameter  
Unit  
Note  
Min  
6
Max  
Min  
Max  
CL=3  
CL=2  
CL=3  
CL=2  
7
10  
-
tCC  
CLK cycle time  
1000  
1000  
ns  
1
10  
-
5
6
-
6
6
-
CLK to valid  
Output delay  
tSAC  
tOH  
tCH  
ns  
ns  
ns  
1,2  
2
-
-
Output data hold time  
2.5  
2.5  
2.5  
2.5  
2.5  
1.5  
1.5  
1
3
3
3
3
3
2
2
1
1
-
CL=3  
CL=2  
CL=3  
CL=2  
CL=3  
CL=2  
-
-
CLK high pulse width  
3
-
-
-
-
tCL  
tSS  
CLK low pulse width  
Input setup time  
ns  
ns  
3
3
-
-
-
-
-
-
tSH  
Input hold time  
-
-
ns  
ns  
3
2
tSLZ  
CLK to output in Low-Z  
1
-
-
CL=3  
CL=2  
-
5
6
6
6
tSHZ  
CLK to output in Hi-Z  
ns  
-
-
CL=CAS Latency.  
*All AC parameters are measured from half to half.  
Note : 1. Parameters depend on programmed CAS latency.  
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.  
3. Assumed input rise and fall time (tr & tf) = 1ns.  
If tr & tf is longer than 1ns, transient time compensation should be considered,  
i.e., [(tr + tf)/2-1]ns should be added to the parameter.  
PRELIMINARY (February, 2008, Version 0.3)  
6
AMIC Technology, Corp.  

与A43L1616G-7UF相关器件

型号 品牌 描述 获取价格 数据表
A43L1616G-95I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L1616V AMICC 1M X 16 Bit X 2 Banks Synchronous DRAM

获取价格

A43L1616V-6F AMICC 1M X 16 Bit X 2 Banks Synchronous DRAM

获取价格

A43L1616V-6UF AMICC 1M X 16 Bit X 2 Banks Synchronous DRAM

获取价格

A43L1616V-75I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L1616V-7F AMICC 1M X 16 Bit X 2 Banks Synchronous DRAM

获取价格