5秒后页面跳转
A43E16161G-95F PDF预览

A43E16161G-95F

更新时间: 2022-12-01 23:20:49
品牌 Logo 应用领域
联笙电子 - AMICC 动态存储器
页数 文件大小 规格书
48页 557K
描述
Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54

A43E16161G-95F 数据手册

 浏览型号A43E16161G-95F的Datasheet PDF文件第1页浏览型号A43E16161G-95F的Datasheet PDF文件第2页浏览型号A43E16161G-95F的Datasheet PDF文件第3页浏览型号A43E16161G-95F的Datasheet PDF文件第5页浏览型号A43E16161G-95F的Datasheet PDF文件第6页浏览型号A43E16161G-95F的Datasheet PDF文件第7页 
A43E16161  
Pin Descriptions  
Symbol  
Name  
Description  
CLK  
CS  
System Clock  
Chip Select  
Active on the positive going edge to sample all inputs.  
Disables or Enables device operation by masking or enabling all inputs except  
CLK, CKE and DQM  
Masks system clock to freeze operation from the next clock cycle.  
CKE should be enabled at least one clock + tss prior to new command.  
Disable input buffers for power down in standby.  
CKE  
Clock Enable  
Row / Column addresses are multiplexed on the same pins.  
Row address : RA0~RA10, Column address: CA0~CA8  
Selects bank to be activated during row address latch time.  
Selects band for read/write during column address latch time.  
A0~A10  
BA  
Address  
Bank Select Address  
Row Address Strobe  
Latches row addresses on the positive going edge of the CLK with RAS low.  
Enables row access & precharge.  
RAS  
CAS  
Latches column addresses on the positive going edge of the CLK with CAS low.  
Enables column access.  
Column Address  
Strobe  
Write Enable  
Enables write operation and Row precharge.  
WE  
Makes data output Hi-Z, t SHZ after the clock and masks the output.  
Blocks data input when DQM active.  
Data Input/Output  
Mask  
L(U)DQM  
DQ0-15  
Data Input/Output  
Data inputs/outputs are multiplexed on the same pins.  
Power  
Supply/Ground  
VDD/VSS  
Power Supply: +1.7V ~ 1.95V/Ground  
Data Output  
Power/Ground  
VDDQ/VSSQ  
NC/RFU  
Provide isolated Power/Ground to DQs for improved noise immunity.  
No Connection  
PRELIMINARY (February, 2008, Version 0.3)  
3
AMIC Technology, Corp.  

与A43E16161G-95F相关器件

型号 品牌 描述 获取价格 数据表
A43E16161G-95UF AMICC Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54

获取价格

A43E16161V AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-75F AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-75UF AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-95F AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-95UF AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格