5秒后页面跳转
A29L160AUV-70I PDF预览

A29L160AUV-70I

更新时间: 2024-01-29 02:24:37
品牌 Logo 应用领域
联笙电子 - AMICC 闪存
页数 文件大小 规格书
42页 572K
描述
2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

A29L160AUV-70I 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
包装说明:TSOP1, TSSOP48,.8,20Reach Compliance Code:unknown
风险等级:5.68最长访问时间:70 ns
备用内存宽度:8启动块:BOTTOM
命令用户界面:YES通用闪存接口:YES
数据轮询:YESJESD-30 代码:R-PDSO-G48
长度:18.4 mm内存密度:16777216 bit
内存集成电路类型:FLASH内存宽度:16
功能数量:1部门数/规模:1,2,1,31
端子数量:48字数:1048576 words
字数代码:1000000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:1MX16输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSOP1
封装等效代码:TSSOP48,.8,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
电源:3.3 V编程电压:3.3 V
认证状态:Not Qualified就绪/忙碌:YES
座面最大高度:1.2 mm部门规模:16K,8K,32K,64K
最大待机电流:0.000005 A子类别:Flash Memories
最大压摆率:0.03 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
切换位:YES类型:NOR TYPE
宽度:12 mmBase Number Matches:1

A29L160AUV-70I 数据手册

 浏览型号A29L160AUV-70I的Datasheet PDF文件第4页浏览型号A29L160AUV-70I的Datasheet PDF文件第5页浏览型号A29L160AUV-70I的Datasheet PDF文件第6页浏览型号A29L160AUV-70I的Datasheet PDF文件第8页浏览型号A29L160AUV-70I的Datasheet PDF文件第9页浏览型号A29L160AUV-70I的Datasheet PDF文件第10页 
A29L160A Series  
Characteristics" section contains timing specification tables  
and timing diagrams for write operations.  
Word/Byte Configuration  
The  
pin determines whether the I/O pins I/O15-I/O0  
BYTE  
Program and Erase Operation Status  
operate in the byte or word configuration. If the  
pin is  
BYTE  
set at logic ”1”, the device is in word configuration, I/O15-I/O0  
are active and controlled by and  
During an erase or program operation, the system may  
check the status of the operation by reading the status bits  
on I/O7 - I/O0. Standard read cycle timings and ICC read  
specifications apply. Refer to "Write Operation Status" for  
more information, and to each AC Characteristics section for  
timing diagrams.  
.
OE  
CE  
If the  
pin is set at logic “0”, the device is in byte  
BYTE  
configuration, and only I/O0-I/O7 are active and controlled by  
and . I/O8-I/O14 are tri-stated, and I/O15 pin is used  
CE  
OE  
as an input for the LSB(A-1) address function.  
Standby Mode  
Requirements for Reading Array Data  
When the system is not reading or writing to the device, it  
can place the device in the standby mode. In this mode,  
current consumption is greatly reduced, and the outputs are  
To read array data from the outputs, the system must drive  
the  
and  
pins to VIL.  
is the power control and  
CE  
OE  
CE  
placed in the high impedance state, independent of the  
input.  
OE  
selects the device.  
is the output control and gates array  
OE  
data to the output pins.  
should remain at VIH all the time  
WE  
during read operation. The  
The device enters the CMOS standby mode when the  
&
CE  
pin determines whether  
BYTE  
pins are both held at VCC ± 0.3V. (Note that this is a  
RESET  
more restricted voltage range than VIH.) If  
the device outputs array data in words and bytes. The  
internal state machine is set for reading array data upon  
device power-up, or after a hardware reset. This ensures that  
no spurious alteration of the memory content occurs during  
the power transition. No command is necessary in this mode  
to obtain array data. Standard microprocessor read cycles  
that assert valid addresses on the device address inputs  
produce valid data on the device data outputs. The device  
remains enabled for read access until the command register  
contents are altered.  
See "Reading Array Data" for more information. Refer to the  
AC Read Operations table for timing specifications and to the  
Read Operations Timings diagram for the timing waveforms,  
lCC1 in the DC Characteristics table represents the active  
current specification for reading array data.  
and  
CE  
RESET  
are held at VIH, but not within VCC ± 0.3V, the device will be  
in the standby mode, but the standby current will be greater.  
The device requires the standard access time (tCE) before it  
is ready to read data.  
If the device is deselected during erasure or programming,  
the device draws active current until the operation is  
completed.  
ICC3 and ICC4 in the DC Characteristics tables represent the  
standby current specification.  
Automatic Sleep Mode  
The automatic sleep mode minimizes Flash device energy  
consumption. The device automatically enables this mode  
when addresses remain stable for tACC +30ns. The automatic  
Writing Commands/Command Sequences  
sleep mode is independent of the  
,
and  
control  
OE  
WE  
CE  
signals. Standard address access timings provide new data  
when addresses are changed. While in sleep mode, output  
data is latched and always available to the system. ICC4 in the  
DC Characteristics table represents the automatic sleep  
mode current specification.  
To write a command or command sequence (which includes  
programming data to the device and erasing sectors of  
memory), the system must drive  
and  
to VIL, and  
CE  
WE  
to VIH. For program operations, the  
pin  
BYTE  
OE  
determines whether the device accepts program data in  
bytes or words, Refer to “Word/Byte Configuration” for more  
information. The device features an Unlock Bypass mode to  
facilitate faster programming. Once the device enters the  
Unlock Bypass mode, only two write cycles are required to  
program a word or byte, instead of four. The “  
Output Disable Mode  
When the  
input is at VIH, output from the device is  
OE  
disabled. The output pins are placed in the high impedance  
state.  
Word / Byte Program Command Sequence” section has  
details on programming data to the device using both  
standard and Unlock Bypass command sequence. An erase  
operation can erase one sector, multiple sectors, or the  
entire device. The Sector Address Tables indicate the  
address range that each sector occupies. A "sector address"  
consists of the address inputs required to uniquely select a  
sector. See the "Command Definitions" section for details on  
erasing a sector or the entire chip, or suspending/resuming  
the erase operation.  
After the system writes the autoselect command sequence,  
the device enters the autoselect mode. The system can then  
read autoselect codes from the internal register (which is  
separate from the memory array) on I/O7 - I/O0. Standard  
read cycle timings apply in this mode. Refer to the  
"Autoselect Mode" and "Autoselect Command Sequence"  
sections for more information.  
: Hardware Reset Pin  
RESET  
The  
pin provides a hardware method of resetting  
RESET  
the device to reading array data. When the system drives the  
pin low for at least a period of tRP, the device  
RESET  
immediately terminates any operation in progress, tristates  
all data output pins, and ignores all read/write attempts for  
the duration of the  
pulse. The device also resets the  
RESET  
internal state machine to reading array data. The operation  
that was interrupted should be reinitiated once the device is  
ready to accept another command sequence, to ensure data  
integrity.  
Current is reduced for the duration of the  
pulse.  
RESET  
When  
is held at VSS ± 0.3V, the device draws  
RESET  
CMOS standby current (ICC4 ). If  
within VSS ± 0.3V, the standby current will be greater.  
is held at VIL but not  
RESET  
ICC2 in the DC Characteristics table represents the active  
current specification for the write mode. The "AC  
(May, 2005, Version 0.1)  
6
AMIC Technology, Corp.  

与A29L160AUV-70I相关器件

型号 品牌 描述 获取价格 数据表
A29L160AUV-70IF AMICC 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

获取价格

A29L160AUV-70U AMICC 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

获取价格

A29L160AUV-70UF AMICC 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

获取价格

A29L160AUV-90 AMICC 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

获取价格

A29L160AUV-90F AMICC 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

获取价格

A29L160AUV-90I AMICC 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

获取价格