5秒后页面跳转
A25L080Q4-UF PDF预览

A25L080Q4-UF

更新时间: 2022-04-25 06:57:39
品牌 Logo 应用领域
联笙电子 - AMICC 闪存
页数 文件大小 规格书
43页 681K
描述
16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors

A25L080Q4-UF 数据手册

 浏览型号A25L080Q4-UF的Datasheet PDF文件第5页浏览型号A25L080Q4-UF的Datasheet PDF文件第6页浏览型号A25L080Q4-UF的Datasheet PDF文件第7页浏览型号A25L080Q4-UF的Datasheet PDF文件第9页浏览型号A25L080Q4-UF的Datasheet PDF文件第10页浏览型号A25L080Q4-UF的Datasheet PDF文件第11页 
A25L016 Series  
Hold Condition  
The Hold (  
communications with the device without resetting the clocking  
sequence. However, taking this signal Low does not  
terminate any Write Status Register, Program or Erase cycle  
that is currently in progress.  
Serial Clock (C) next goes Low. This is shown in Figure 3.  
During the Hold condition, the Serial Data Output (DO) is high  
impedance, and Serial Data Input (DIO) and Serial Clock (C)  
are Don’t Care.  
) signal is used to pause any serial  
HOLD  
Normally, the device is kept selected, with Chip Select (  
)
S
To enter the Hold condition, the device must be selected, with  
driven Low, for the whole duration of the Hold condition. This  
is to ensure that the state of the internal logic remains  
unchanged from the moment of entering the Hold condition.  
Chip Select ( ) Low.  
S
The Hold condition starts on the falling edge of the Hold  
If Chip Select ( ) goes High while the device is in the Hold  
S
condition, this has the effect of resetting the internal logic of  
the device. To restart communication with the device, it is  
(
) signal, provided that this coincides with Serial Clock  
HOLD  
(C) being Low (as shown in Figure 3.).  
The Hold condition ends on the rising edge of the Hold  
necessary to drive Hold (  
) High, and then to drive  
HOLD  
(
) signal, provided that this coincides with Serial Clock  
HOLD  
Chip Select ( ) Low. This prevents the device from going  
S
(C) being Low.  
If the falling edge does not coincide with Serial Clock (C)  
being Low, the Hold condition starts after Serial Clock (C)  
next goes Low. Similarly, if the rising edge does not coincide  
with Serial Clock (C) being Low, the Hold condition ends after  
back to the Hold condition.  
Figure 3. Hold Condition Activation  
C
HOLD  
Hold  
Hold  
Condition  
Condition  
(standard use)  
(non-standard use)  
(March, 2012, Version 2.0)  
7
AMIC Technology Corp.  

与A25L080Q4-UF相关器件

型号 品牌 描述 获取价格 数据表
A25L080Q4-UFG AMICC 16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors

获取价格

A25L080Q4-UFQ AMICC 16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors

获取价格

A25L080-U AMICC 16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors

获取价格

A25L080-UF AMICC 16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors

获取价格

A25L10P AMICC 2Mbit / 1Mbit / 512Kbit, Low Voltage, Serial Flash Memory With 85MHz SPI Bus Interface

获取价格

A25L10PT-F AMICC 2Mbit / 1Mbit / 512Kbit, Low Voltage, Serial Flash Memory With 85MHz SPI Bus Interface

获取价格