5秒后页面跳转
A1460BP-3PQ208I PDF预览

A1460BP-3PQ208I

更新时间: 2024-09-27 20:32:39
品牌 Logo 应用领域
ACTEL 时钟可编程逻辑
页数 文件大小 规格书
40页 1250K
描述
Field Programmable Gate Array, 848 CLBs, 6000 Gates, 200MHz, 848-Cell, CMOS, PQFP208, PLASTIC, MO-143, QFP-208

A1460BP-3PQ208I 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:PLASTIC, MO-143, QFP-208Reach Compliance Code:unknown
风险等级:5.85Is Samacsys:N
最大时钟频率:200 MHzCLB-Max的组合延迟:2 ns
JESD-30 代码:S-PQFP-G208JESD-609代码:e0
长度:28 mm可配置逻辑块数量:848
等效关口数量:6000输入次数:168
逻辑单元数量:848输出次数:168
端子数量:208最高工作温度:85 °C
最低工作温度:-40 °C组织:848 CLBS, 6000 GATES
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装等效代码:QFP208,1.2SQ,20封装形状:SQUARE
封装形式:FLATPACK, FINE PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Field Programmable Gate Arrays最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:28 mmBase Number Matches:1

A1460BP-3PQ208I 数据手册

 浏览型号A1460BP-3PQ208I的Datasheet PDF文件第2页浏览型号A1460BP-3PQ208I的Datasheet PDF文件第3页浏览型号A1460BP-3PQ208I的Datasheet PDF文件第4页浏览型号A1460BP-3PQ208I的Datasheet PDF文件第5页浏览型号A1460BP-3PQ208I的Datasheet PDF文件第6页浏览型号A1460BP-3PQ208I的Datasheet PDF文件第7页 
Accelerator Series FPGAs:  
ACT 3 PCI-Compliant Family  
Features  
Highly Predictable, Synthesis-Friendly Architecture  
Supports High-Level Design Methodologies.  
Up to 10,000 Gate Array Equivalent Gates.  
Up to 250 MHz On-Chip Performance.  
9.0 ns Clock-to-Output.  
100% Module Utilization with Automatic Place and Route  
Tools.  
Deterministic, User-Controllable Timing via DirectTime  
Software Tool.  
Up to 1,153 Dedicated Flip-Flops.  
Up to 228 User-Programmable I/O Pins.  
PCI-Compliant I/O Drivers.  
VHDL and Verilog-HDL Models for PCI Target, Master, and  
Bridge Functions.  
Four High-Speed, Low-Skew Clocks.  
ACT 3 PCI-Compliant Devices  
Device  
A1460BP  
A14100BP  
Capacity  
Gate Array Equivalent Gates  
PLD Equivalent Gates  
TTL Equivalent Packages (40 Gates)  
20-Pin PAL Equivalent Packages (100 Gates)  
6,000  
15,000  
150  
10,000  
25,000  
250  
60  
100  
Logic Modules  
S-Module  
C-Module  
848  
432  
416  
1,377  
697  
680  
1
Dedicated Flip-Flops  
768  
168  
1,153  
228  
User I/Os (Maximum)  
2
Packages (By Pin Count)  
PQFP  
RQFP  
TQFP  
BGA  
160, 208  
208  
176  
225  
313  
3
Performance (Maximum, Worst-Case Commercial)  
4
Chip-to-Chip  
97 MHz  
63 MHz  
110 MHz  
150 MHz  
150 MHz  
9.0 ns  
93 MHz  
63 MHz  
105 MHz  
150 MHz  
150 MHz  
9.5 ns  
Accumulators (16-Bit)  
Loadable Counter (16-Bit)  
Prescaled Loadable Counters (16-Bit)  
Datapath, Shift Registers  
Clock-to-Output (Pad-to-Pad)  
Notes:  
1. One flip-flop per S-module, two flip-flops per I/O module.  
2. See Product Plan on page 3 for package availability.  
3. Based on A1460BP-2, and A14100BP-2.  
4. Clock-to-Output + Set-Up  
March 1997  
1
© 1997 Actel Corporation  

与A1460BP-3PQ208I相关器件

型号 品牌 获取价格 描述 数据表
A1460BP-3TQ176I ETC

获取价格

Field Programmable Gate Array (FPGA)
A1460BP-PQ160I ACTEL

获取价格

Field Programmable Gate Array, 848 CLBs, 6000 Gates, 100MHz, CMOS, PQFP160, PLASTIC, MO-10
A1460B-PQ160C ACTEL

获取价格

Field Programmable Gate Array, 848 CLBs, 6000 Gates, 100MHz, 848-Cell, CMOS, PQFP160, PLAS
A1460B-PQ160C MICROSEMI

获取价格

Field Programmable Gate Array, 100MHz, 848-Cell, CMOS, PQFP160
A1460B-PQ160I ETC

获取价格

Field Programmable Gate Array (FPGA)
A1460B-PQ208C ETC

获取价格

Field Programmable Gate Array (FPGA)
A1460B-PQ208I ACTEL

获取价格

Field Programmable Gate Array, 848 CLBs, 6000 Gates, 93.5MHz, 848-Cell, CMOS, PQFP208, PLA
A1460B-PQ208I MICROSEMI

获取价格

Field Programmable Gate Array, 93.5MHz, 848-Cell, CMOS, PQFP208
A1460B-PQG208I ACTEL

获取价格

Field Programmable Gate Array, 848 CLBs, 6000 Gates, CMOS, PQFP208, PLASTIC, MO-143, QFP-2
A1460BP-STDBG225C ACTEL

获取价格

Field Programmable Gate Array, 100MHz, 848-Cell, CMOS, PBGA225,