Precision, High Speed, Hall-Effect Angle Sensor IC
with Integrated Diagnostics for Safety-Critical Applications
A1333
Pinout Diagram
LP 24-Pin eTSSOP
LP 24-Pin eTSSOP Terminal List Table
Pin Name
CS_1 /SA0_1
SCLK_1
Pin Number
Function
SPI: Chip Select terminal, active low input (die 1)
1
2
3
1
2
24
23
22
21
20
19
18
17
16
15
14
13
CS_1/SA0_1
SCLK_1
BYP_2
Manchester: LSB of ID value for die 1. Tie to BYP_1 for “1”, GND_1 for “0”
SPI Clock terminal input (die 1)
VCC_2
3
MOSI_1/SA1_1
MISO_1
TEST_2
SPI: Master Output, Slave Input (die 1)
4
PWM_2
MOSI_1/SA1_1
Manchester: MSB of ID value for die 1. Tie to BYP_1 for “1”, GND_1 for “0”
SPI Master Input / Slave Output (die 1)
5
A_1/U_1
B_1/V_1
I_1/W_1
GND_2
MISO_1
A_1/U_1
4
5
6
I_2/W_2
B_2/V_2
A_2/U_2
MISO_2
PAD
7
Option 1: Quadrature A output signal signal (die 1)
Option 2: U (phase 1) output signal (die 1)
8
GND_1
Option 1: Quadrature B output signal (die 1)
Option 2: V (phase 2) output signal (die 1)
9
PWM_1
B_1/V_1
I_1/W_1
6
7
10
11
12
TEST_1
MOSI_2/SA1_2
SCLK_2
CS_2/SA0_2
Option 1: Quadrature I (index) output signal (die 1)
Option 2: W (phase 3) output signal (die 1)
VCC_1
BYP_1
GND_1
PWM_1
TEST_1
VCC_1
BYP_1
8
Device ground terminal (die 1)
9
PWM Angle Output / Manchester Output (die 1)
Test pin; bring to GND (die 1)
10
11
12
Power Supply / Manchester Input (die 1)
External bypass capacitor terminal for internal regulator (die 1)
SPI: Chip Select terminal, active low input (die 2)
CS_2/SA0_2
SCLK_2
13
14
15
Manchester: LSB of ID value for die 2. Tie to BYP_2 for “1”, GND_2 for “0”
SPI Clock terminal input (die 2)
SPI: Master Output, Slave Input (die 2)
MOSI_2/SA1_2
Manchester: MSB of ID value for die 2. Tie to BYP_2 for “1”, GND_2 for “0”
SPI Master Input / Slave Output (die 2)
MISO_2
A_2/U_2
16
17
Option 1: Quadrature A output signal (die 2)
Option 2: U (phase 1) output signal (die 2)
Option 1: Quadrature B output signal (die 2)
Option 2: V (phase 2) output signal (die 2)
B_2/V_2
I_2/W_2
18
19
Option 1: Quadrature I (index) output signal (die 2)
Option 2: W (phase 3) output signal (die 2)
GND_2
PWM_2
TEST_2
VCC_2
BYP_2
PAD
20
21
Device ground terminal (die 2)
PWM Angle Output / Manchester Output (die 2)
Test pin; bring to GND (die 2)
22
23
Power Supply / Manchester Input (die 2)
External bypass capacitor terminal for internal regulator (die 2)
Exposed pad for thermal dissipation
24
PAD
5
Allegro MicroSystems, LLC
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com