5秒后页面跳转
捷配首页

Datasheet > A1020B-PL84I
A1020B-PL84I PDF预览

A1020B-PL84I

更新时间： 2024-01-19 20:47:51
品牌 Logo 应用领域
ACTEL 时钟栅可编程逻辑
页数 文件大小 规格书
24页 163K
描述
Field Programmable Gate Array, 547 CLBs, 2000 Gates, 40.5MHz, 547-Cell, CMOS, PQCC84, PLASTIC, MS-007-AE, LCC-84

阅读下载

获取价格

A1020B-PL84I 技术参数

是否Rohs认证： 不符合生命周期：Transferred
包装说明：PLASTIC, MS-007-AE, LCC-84Reach Compliance Code：compliant
风险等级：5.84其他特性：MAX 69 I/OS
最大时钟频率：40.5 MHzCLB-Max的组合延迟：4.5 ns
JESD-30 代码：S-PQCC-J84JESD-609代码：e0
长度：29.21 mm湿度敏感等级：3
可配置逻辑块数量：547等效关口数量：2000
输入次数：69逻辑单元数量：547
输出次数：69端子数量：84
最高工作温度：85 °C最低工作温度：-40 °C
组织：547 CLBS, 2000 GATES封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装等效代码：LDCC84,1.2SQ
封装形状：SQUARE封装形式：CHIP CARRIER
峰值回流温度（摄氏度）：225电源：5 V
可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY认证状态：Not Qualified
座面最大高度：4.45 mm子类别：Field Programmable Gate Arrays
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：29.21 mm
Base Number Matches：1

A1020B-PL84I 数据手册

 浏览型号A1020B-PL84I的Datasheet PDF文件第4页浏览型号A1020B-PL84I的Datasheet PDF文件第5页浏览型号A1020B-PL84I的Datasheet PDF文件第6页浏览型号A1020B-PL84I的Datasheet PDF文件第8页浏览型号A1020B-PL84I的Datasheet PDF文件第9页浏览型号A1020B-PL84I的Datasheet PDF文件第10页 
™
A C T  
1 S e r i e s F P G A s  
P a c k a g e T h e r m a l C h a r a c t e r i s t i c s  
A sample calculation of the maximum power dissipation for  
an 84-pin plastic leaded chip carrier at commercial  
temperature is as follows:  
The device junction to case thermal characteristics is  
θjc, and the junction to ambient air characteristics is θja. The  
thermal characteristics for θja are shown with two different  
air flow rates. Maximum junction temperature is 150°C.  
Max junction temp.(°C) – Max commercial temp.(°C)  
150°C – 70°C  
37°C ⁄ W  
------------------------------------------------------------------------------------------------------------------------------------------------- = ---------------------------------- = 2.2 W  
θja(°C ⁄ W)  
θja  
Still Air  
θja  
300 ft/min  
Package Type  
Pin Count  
θjc  
Units  
44  
68  
84  
15  
13  
12  
45  
38  
37  
35  
29  
28  
°C/W  
°C/W  
°C/W  
Plastic J-Leaded Chip Carrier  
Plastic Quad Flatpack  
100  
80  
13  
12  
8
48  
43  
33  
40  
40  
35  
20  
30  
°C/W  
°C/W  
°C/W  
°C/W  
Very Thin (1.0 mm) Quad Flatpack  
Ceramic Pin Grid Array  
84  
Ceramic Quad Flatpack  
84  
5
G e n e r a l P o w e r E q u a t i o n  
The power due to standby current is typically a small  
component of the overall power. Standby power is calculated  
below for commercial, worst case conditions.  
P = [ICCstandby + ICCactive] * V + IOL * V * N + IOH  
*
CC  
OL  
(V – V ) * M  
CC  
OH  
ICC  
V
Power  
CC  
Where:  
3 mA  
5.25 V  
5.25 V  
3.60 V  
3.30 V  
15.75 mW (max)  
5.25 mW (typ)  
2.70 mW (max)  
0.99 mW (typ)  
ICCstandby is the current flowing when no inputs or  
outputs are changing.  
1 mA  
0.75 mA  
0.30 mA  
ICCactive is the current flowing due to CMOS switching.  
IOL, IOH are TTL sink/source currents.  
Ac t iv e P o w e r C o m p o n e n t  
V , VOH are TTL level output voltages.  
OL  
N equals the number of outputs driving TTL loads to  
Power dissipation in CMOS devices is usually dominated by  
the active (dynamic) power dissipation. This component is  
frequency dependent, a function of the logic and the  
V .  
OL  
M equals the number of outputs driving TTL loads to  
V .  
external I/O. Active power dissipation results from charging  
internal chip capacitances of the interconnect,  
unprogrammed antifuses, module inputs, and module  
outputs, plus external capacitance due to PC board traces  
and load device inputs. An additional component of the active  
power dissipation is the totem-pole current in CMOS  
transistor pairs. The net effect can be associated with an  
equivalent capacitance that can be combined with frequency  
and voltage to represent active power dissipation.  
OH  
An accurate determination of N and M is problematical  
because their values depend on the family type, design  
details, and on the system I/O. The power can be divided into  
two components: static and active.  
S t a t ic P o w e r C o m p o n e n t  
Actel FPGAs have small static power components that result  
in lower power dissipation than PALs or PLDs. By integrating  
multiple PALs/PLDs into one FPGA, an even greater  
reduction in board-level power dissipation can be achieved.  
1 -2 8 9  
1...45678910...24

下载PDF

与A1020B-PL84I相关器件

型号 品牌 描述 获取价格 数据表
A1020B-PL84M ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, CMOS, PQCC84, PLASTIC, LCC-84

获取价格
A1020B-PLG44C MICROSEMI Field Programmable Gate Array, 547 CLBs, 2000 Gates, 45MHz, 547-Cell, CMOS, PQCC44, PLASTI

获取价格
A1020B-PLG44C ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 45MHz, 547-Cell, CMOS, PQCC44, PLASTI

获取价格
A1020B-PLG44I ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 40.5MHz, 547-Cell, CMOS, PQCC44, PLAS

获取价格
A1020B-PLG68C MICROSEMI Field Programmable Gate Array, 547 CLBs, 2000 Gates, 45MHz, 547-Cell, CMOS, PQCC68, PLASTI

获取价格
A1020B-PLG68I ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 40.5MHz, 547-Cell, CMOS, PQCC68, PLAS

获取价格

与A1020B-PL84I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证