5秒后页面跳转
A1020B-STDCQ84M PDF预览

A1020B-STDCQ84M

更新时间: 2024-02-07 00:58:04
品牌 Logo 应用领域
美高森美 - MICROSEMI 时钟可编程逻辑
页数 文件大小 规格书
54页 343K
描述
Field Programmable Gate Array, 547 CLBs, 6000 Gates, 55MHz, CMOS, CQFP84, CERAMIC, QFP-84

A1020B-STDCQ84M 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFF,Reach Compliance Code:compliant
ECCN代码:3A001.A.2.CHTS代码:8542.39.00.01
风险等级:5.89其他特性:5000 PLD EQUIVALENT GATES AVAILABLE
最大时钟频率:55 MHzCLB-Max的组合延迟:3.6 ns
JESD-30 代码:S-CQFP-F84JESD-609代码:e0
长度:16.51 mm可配置逻辑块数量:547
等效关口数量:6000端子数量:84
最高工作温度:125 °C最低工作温度:-55 °C
组织:547 CLBS, 6000 GATES封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QFF封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):225
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:2.54 mm最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:FLAT端子节距:0.635 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20
总剂量:100k Rad(Si) V宽度:16.51 mm

A1020B-STDCQ84M 数据手册

 浏览型号A1020B-STDCQ84M的Datasheet PDF文件第2页浏览型号A1020B-STDCQ84M的Datasheet PDF文件第3页浏览型号A1020B-STDCQ84M的Datasheet PDF文件第4页浏览型号A1020B-STDCQ84M的Datasheet PDF文件第5页浏览型号A1020B-STDCQ84M的Datasheet PDF文件第6页浏览型号A1020B-STDCQ84M的Datasheet PDF文件第7页 
v3.1  
RadTolerant FPGAs  
Features  
Up to 60 MHz System Performance  
Up to 228 User I/Os  
Up to Four Fast, Low-Skew Clock Networks  
General Characteristics  
Tested Total Ionizing Dose (TID) Survivability Level  
No Single Event Latch-Up Below a Minimum LET  
(Linear Energy Transfer) Threshold of 80 MeV-cm2/mg  
for All RT (RadTolerant) Devices  
Packages: 84-Pin, 132-Pin, 172-Pin, 196-Pin, and  
256-Pin Ceramic Quad Flat Pack  
Easy Logic Integration  
Nonvolatile, User Programmable  
Pin-Compatible Commercial Devices Available for  
Prototyping  
Highly Predictable Performance with 100%  
Automatic Place-and-Route  
100% Resource Utilization with 100% Pin-Locking  
Secure Programming Technology Prevents Reverse  
Engineering and Design Theft  
Offered as Class B and E-Flow (Actel Space Level  
Flow)  
QML Certified Devices  
100% Military Temperature Tested (–55°C to  
+125°C)  
Permanently Programmed for Operation on  
Power-Up  
Unique In-System Diagnostic and Verification  
Capability with Silicon Explorer  
High Density and Performance  
4,000 to 20,000 Logic Equivalent Gates  
2,000 to 10,000 ASIC Equivalent Gates  
Up to 85 MHz Internal Performance  
Product Family Profile  
Table 1 •  
Device  
RadTolerant Family  
RT1020  
RT1280A  
RT1425A  
RT1460A  
RT14100A  
Capacity  
System Gates  
6,000  
4,000  
2,000  
5,000  
50  
24,000  
16,000  
8.000  
20,000  
200  
7,500  
5,000  
2,500  
6,250  
60  
18,000  
12,000  
6,000  
15.000  
150  
30,000  
20,000  
10,000  
25,000  
250  
Logic Gates  
ASIC Equivalent Gates  
PLD Equivalent Gates  
TTL Equivalent Package  
20-Pin PAL Equivalent Packages  
20  
80  
25  
60  
100  
Logic Modules  
S-Modules  
C-Modules  
547  
N/A  
547  
1,232  
624  
608  
310  
160  
150  
848  
432  
416  
1,377  
697  
680  
User I/Os (Maximum)  
69  
20 MHz  
84  
140  
40 MHz  
172  
100  
60 MHz  
132  
168  
60 MHz  
196  
228  
60 MHz  
256  
Performance  
System Speed (Maximum)  
Packages (by Pin Count)  
CQFP  
October 2004  
i
© 2004 Actel Corporation  
See Actel’s website for the latest version of the datasheet