5秒后页面跳转
74AUP1G04GV PDF预览

74AUP1G04GV

更新时间: 2024-01-12 07:34:47
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
18页 95K
描述
Low-power inverter

74AUP1G04GV 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:TSSOP, TSSOP5/6,.08Reach Compliance Code:unknown
风险等级:5.8JESD-30 代码:R-PDSO-G5
JESD-609代码:e0负载电容(CL):30 pF
逻辑集成电路类型:INVERTER最大I(ol):0.0017 A
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP5/6,.08
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:20.9 ns认证状态:Not Qualified
施密特触发器:NO子类别:Gates
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUALBase Number Matches:1

74AUP1G04GV 数据手册

 浏览型号74AUP1G04GV的Datasheet PDF文件第2页浏览型号74AUP1G04GV的Datasheet PDF文件第3页浏览型号74AUP1G04GV的Datasheet PDF文件第4页浏览型号74AUP1G04GV的Datasheet PDF文件第5页浏览型号74AUP1G04GV的Datasheet PDF文件第6页浏览型号74AUP1G04GV的Datasheet PDF文件第7页 
74AUP1G04  
Low-power inverter  
Rev. 03 — 5 November 2009  
Product data sheet  
1. General description  
The 74AUP1G04 provides the single inverting buffer.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features  
I Wide supply voltage range from 0.8 V to 3.6 V  
I High noise immunity  
I Complies with JEDEC standards:  
N JESD8-12 (0.8 V to 1.3 V)  
N JESD8-11 (0.9 V to 1.65 V)  
N JESD8-7 (1.2 V to 1.95 V)  
N JESD8-5 (1.8 V to 2.7 V)  
N JESD8-B (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114F Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101C exceeds 1000 V  
I Low static power consumption; ICC = 0.9 µA (maximum)  
I Latch-up performance exceeds 100 mA per JESD 78B Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I IOFF circuitry provides partial Power-down mode operation  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP1G04GV相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G04GV,125 NXP 74AUP1G04 - Low-power inverter TSOP 5-Pin

获取价格

74AUP1G04GV-Q100 NEXPERIA Low-power inverter

获取价格

74AUP1G04GW NXP Low-power inverter

获取价格

74AUP1G04GW NEXPERIA Low-power inverterProduction

获取价格

74AUP1G04GW,125 NXP 74AUP1G04 - Low-power inverter TSSOP 5-Pin

获取价格

74AUP1G04GW-Q100 NEXPERIA Low-power inverter

获取价格