9FGU0241 DATASHEET
Pin Descriptions
Pin# Pin Name
Type
IN
Pin Description
Crystal input or Reference Clock input. Nominally 25MHz.
Crystal output.
1
2
3
XIN/CLKIN_25
X2
OUT
VDDXTAL1.5
PWR
LATCHED
I/O
Power supply for XTAL, nominal 1.5V
4
vSADR/REF1.5
Latch to select SMBus Address/1.5V LVCMOS copy of X1/REFIN pin
5
6
7
8
9
GNDREF
GNDDIG
VDDDIG1.5
SCLK_3.3
SDATA_3.3
GND
GND
GND
PWR
IN
I/O
GND
PWR
Ground pin for the REF outputs.
Ground pin for digital circuitry
1.5V digital power (dirty power)
Clock pin of SMBus circuitry, 3.3V tolerant.
Data pin for SMBus circuitry, 3.3V tolerant.
Ground pin.
10
11
VDD1.5
Power supply, nominally 1.5V
Active low input for enabling DIF pair 0. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
Differential true clock output
Differential Complementary clock output
Ground pin for the PLL core.
1.5V power for the PLL core.
Differential true clock output
Differential Complementary clock output
Active low input for enabling DIF pair 1. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
Power supply, nominally 1.5V
12
vOE0#
IN
13
14
15
16
17
18
DIF0
OUT
OUT
GND
PWR
OUT
OUT
DIF0#
GNDA
VDDA1.5
DIF1
DIF1#
19
vOE1#
IN
20
21
VDD1.5
GND
PWR
GND
Ground pin.
Input notifies device to sample latched inputs and start up on first high assertion.
Low enters Power Down Mode, subsequent high assertions exit Power Down
Mode. This pin has internal pull-up resistor.
Latched select input to select spread spectrum amount at initial power up :
1 = -0.5% spread, M = -0.25%, 0 = Spread Off
GND for XTAL
22
^CKPWRGD_PD#
IN
23
24
vSS_EN_tri
GNDXTAL
LATCHED IN
GND
OCTOBER 18, 2016
3
2 O/P 1.5V PCIE GEN1-2-3 CLOCK GENERATOR W/ZO=100OHMS