5秒后页面跳转
9FGP205AKLFT PDF预览

9FGP205AKLFT

更新时间: 2024-02-10 19:15:56
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
18页 257K
描述
Frequency Timing Generator for Peripherals

9FGP205AKLFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:VFQFPN
包装说明:HVQCCN, LCC40,.24SQ,20针数:40
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:4.51
Samacsys Description:VFQFP-N 6.0 X 6.0 X 0.9 MM - NO LEADJESD-30 代码:S-PQCC-N40
JESD-609代码:e3长度:6 mm
湿度敏感等级:3端子数量:40
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:400 MHz封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装等效代码:LCC40,.24SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:3.3 V
主时钟/晶体标称频率:25 MHz认证状态:Not Qualified
座面最大高度:1 mm子类别:Clock Generators
最大压摆率:225 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:6 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC

9FGP205AKLFT 数据手册

 浏览型号9FGP205AKLFT的Datasheet PDF文件第9页浏览型号9FGP205AKLFT的Datasheet PDF文件第10页浏览型号9FGP205AKLFT的Datasheet PDF文件第11页浏览型号9FGP205AKLFT的Datasheet PDF文件第13页浏览型号9FGP205AKLFT的Datasheet PDF文件第14页浏览型号9FGP205AKLFT的Datasheet PDF文件第15页 
9FGP205  
Advance Information  
Frequency Timing Generator for Peripherals  
General SMBus serial interface information for the 9FGP205  
How to Write:  
How to Read:  
• Controller (host) will send start bit.  
• Controller (host) sends the write address D2(H)  
• ICS clock will acknowledge  
Controller (host) sends a start bit.  
• Controller (host) sends the write address D2(H)  
• ICS clock will acknowledge  
• Controller (host) sends the beginning byte location = N  
• ICS clock will acknowledge  
• Controller (host) sends the begining byte  
location = N  
• ICS clock will acknowledge  
• Controller (host) sends the data byte count = X  
• ICS clock will acknowledge  
• Controller (host) starts sending Byte N through  
Byte N + X -1  
• Controller (host) will send a separate start bit.  
• Controller (host) sends the read address D3(H)  
• ICS clock will acknowledge  
• ICS clock will acknowledge each byte one at a time  
• Controller (host) sends a Stop bit  
• ICS clock will send the data byte count = X  
• ICS clock sends Byte N + X -1  
• ICS clock sends Byte 0 through byte X (if X(H)  
was written to byte 8).  
• Controller (host) will need to acknowledge each byte  
• Controller (host) will send a not acknowledge bit  
• Controller (host) will send a stop bit  
Index Block Write Operation  
Index Block Read Operation  
Controller (Host)  
Controller (Host)  
ICS (Slave/Receiver)  
ICS (Slave/Receiver)  
T
starT bit  
starT bit  
T
Slave Address *D0(H)  
Slave Address *D0(H)  
WR  
WRite  
WR  
WRite  
Beginning Byte = N  
Data Byte Count = X  
Beginning Byte N  
ACK  
ACK  
ACK  
ACK  
ACK  
ACK  
Beginning Byte = N  
RT  
Repeat starT  
Slave Address *D1(H)  
RD  
ReaD  
ACK  
Data Byte Count = X  
Beginning Byte N  
ACK  
ACK  
Byte N + X - 1  
ACK  
P
stoP bit  
Byte N + X - 1  
N
P
Not acknowledge  
stoP bit  
* By default, SMBADR = 0,  
therefore, SMBus WRITE/READ address is D0/D1.  
Please see SMBus Address Selection table on page 1.  
IDT® Frequency Timing Generator for Peripherals  
1664—05/14/10  
12  

9FGP205AKLFT 替代型号

型号 品牌 替代类型 描述 数据表
9FGP205AKLF IDT

完全替代

Frequency Timing Generator for Peripherals

与9FGP205AKLFT相关器件

型号 品牌 获取价格 描述 数据表
9FGU0231 IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0231 RENESAS

获取价格

2-output 1.5 V PCIe Gen1-2-3 Clock Generator
9FGU0231_16 IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0231AKILF IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0231AKILFT IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0231AKLF IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0231AKLFT IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0241 IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator
9FGU0241 RENESAS

获取价格

2-output 1.5 V PCIe Gen1-2-3 Clock Generator with Zo=100 ohms
9FGU0241_16 IDT

获取价格

2 O/P 1.5V PCIe Gen1-2-3 Clock Generator