5秒后页面跳转
9DBL411AKLFT PDF预览

9DBL411AKLFT

更新时间: 2024-02-20 16:56:40
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
9页 85K
描述
暂无描述

9DBL411AKLFT 数据手册

 浏览型号9DBL411AKLFT的Datasheet PDF文件第1页浏览型号9DBL411AKLFT的Datasheet PDF文件第2页浏览型号9DBL411AKLFT的Datasheet PDF文件第4页浏览型号9DBL411AKLFT的Datasheet PDF文件第5页浏览型号9DBL411AKLFT的Datasheet PDF文件第6页浏览型号9DBL411AKLFT的Datasheet PDF文件第7页 
9DBL411B  
Four Output Low Power Differential Buffer for PCI Express Gen1, Gen2, and QPI  
Advance Information  
TSSOP Pin Description  
PIN #  
(TSSOP)  
PIN NAME  
OE0#  
PIN TYPE  
DESCRIPTION  
Output Enable for DIF0 output. Control is as follows:  
1
IN  
0 = enabled, 1 = Low-Low  
2
3
4
5
DIF_INC  
DIF_INT  
VDDA  
IN  
IN  
PWR  
GND  
Complement side of differential input clock  
True side of differential input clock  
3.3V Power for the Analog Core  
Ground for the Analog Core  
GNDA  
Output Enable for DIF3 output. Control is as follows:  
0 = enabled, 1 = Low-Low  
6
OE3#  
IN  
7
8
9
10  
11  
12  
DIF3C_LPR  
DIF3T_LPR  
VDD_IO  
GND  
DIF2C_LPR  
DIF2T_LPR  
OUT  
OUT  
PWR  
GND  
OUT  
OUT  
Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
Power supply for low power differential outputs, nominal 1.05V to 3.3V  
Ground pin  
Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
Output Enable for DIF2 output. Control is as follows:  
13  
OE2#  
IN  
0 = enabled, 1 = Low-Low  
14  
15  
DIF1C_LPR  
DIF1T_LPR  
OUT  
OUT  
Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
Output Enable for DIF1 output. Control is as follows:  
16  
OE1#  
IN  
0 = enabled, 1 = Low-Low  
17  
18  
19  
20  
GND  
VDD_IO  
DIF0C_LPR  
DIF0T_LPR  
GND  
PWR  
OUT  
OUT  
Ground pin  
Power supply for low power differential outputs, nominal 1.05V to 3.3V  
Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)  
IDT® Four Output Low Power Differential Buffer for PCI Express for Gen1, Gen2, and QPI  
1645C—10/18/10  
3

与9DBL411AKLFT相关器件

型号 品牌 获取价格 描述 数据表
9DBL411B IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGILF IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGILFT IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGLF IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGLFT IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKILF IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKILFT IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKLF IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKLFT IDT

获取价格

Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBU0231 RENESAS

获取价格

2-output 1.5V PCIe Zero-Delay/Fanout Clock Buffer