9DBL411AKLFT

更新时间： 2024-02-20 16:56:40

品牌	Logo	应用领域
艾迪悌 - IDT		PC
页数	文件大小	规格书
9页	85K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9DBL411AKLFT 数据手册

9DBL411B

Four Output Low Power Differential Buffer for PCI Express Gen1, Gen2, and QPI

Advance Information

TSSOP Pin Description

PIN #

(TSSOP)

PIN NAME

OE0#

PIN TYPE

DESCRIPTION

Output Enable for DIF0 output. Control is as follows:

0 = enabled, 1 = Low-Low

DIF_INC

DIF_INT

VDDA

PWR

GND

Complement side of differential input clock

True side of differential input clock

3.3V Power for the Analog Core

Ground for the Analog Core

GNDA

Output Enable for DIF3 output. Control is as follows:

0 = enabled, 1 = Low-Low

OE3#

DIF3C_LPR

DIF3T_LPR

VDD_IO

GND

DIF2C_LPR

DIF2T_LPR

OUT

PWR

GND

OUT

Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

Power supply for low power differential outputs, nominal 1.05V to 3.3V

Ground pin

Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

Output Enable for DIF2 output. Control is as follows:

OE2#

0 = enabled, 1 = Low-Low

DIF1C_LPR

DIF1T_LPR

OUT

Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

Output Enable for DIF1 output. Control is as follows:

OE1#

0 = enabled, 1 = Low-Low

GND

VDD_IO

DIF0C_LPR

DIF0T_LPR

GND

PWR

OUT

Ground pin

Power supply for low power differential outputs, nominal 1.05V to 3.3V

Complement clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

True clock of low power differential clock pair. (no 50ohm shunt resistor to GND needed)

IDT^®Four Output Low Power Differential Buffer for PCI Express for Gen1, Gen2, and QPI

1645C—10/18/10

1 234 5 6 7...9

中文翻译

下载PDF

与9DBL411AKLFT相关器件

型号	品牌	获取价格	描述	数据表
9DBL411B	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGILF	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGILFT	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGLF	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BGLFT	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKILF	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKILFT	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKLF	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBL411BKLFT	IDT	获取价格	Four Output Low Power Differential Fanout Buffer for PCI Express Gen1, Gen2, and QPI
9DBU0231	RENESAS	获取价格	2-output 1.5V PCIe Zero-Delay/Fanout Clock Buffer

与9DBL411AKLFT相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

11
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

14
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

8
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

9DBL411AKLFT

9DBL411AKLFT 数据手册

与9DBL411AKLFT相关器件

与9DBL411AKLFT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

9DBL411AKLFT

9DBL411AKLFT 数据手册

与9DBL411AKLFT相关器件

与9DBL411AKLFT相关文章

您还可以找

您在本页遇到什么问题？