Datasheet > 98ULPA877A

98ULPA877A

更新时间： 2023-12-20 18:44:15

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
15页	362K
描述
1.8V Low-Power Wide-Range Frequency Clock Driver

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

98ULPA877A 数据手册

ICS98ULPA877A

Absolute Maximum Ratings

Supply Voltage (VDDQ & AVDD) . . . . . . . . . -0.5V to 2.5V

Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.5V to V_DDQ+ 0.5V

Ambient OperatingTemperature . . . . . . . . . . -40°C to +85°C

StorageTemperature . . . . . . . . . . . . . . . . . . . -65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.These

ratingsarestressspecificationsonlyandfunctionaloperationofthedeviceattheseoranyotherconditionsabovethose

listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions

for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

Commercial: TA = 0°C - 70°C; Industrial: TA = -40°C - +85°C;

Supply Voltage AVDDQ, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)

SYMBOL

MIN

TYP

MAX

250

UNITS

µA

PARAMETER

Input High Current

(CLK_INT, CLK_INC)

Input Low Current (OE,

OS, FB_INT, FB_INC)

Output Disabled Low

Current

CONDITIONS

I_IH

V_I= V_DDQor GND

I_IL

V_I= V_DDQor GND

µA

I_ODL

OE = L, V_ODL= 100mV

100

C_L= 0pf @ 410MHz

C_L= 0pf

V_DDQ= 1.7V Iin = -18mA

I_DD1.8

I_DDLD

V_IK

300

500

-1.2

Operating Supply

Current

µA

Input Clamp Voltage

I_OH= -100 µA

_DDQ- 0.2

V_OH

V_OL

High-level output voltage

I_OH= -9 mA

1.1

1.45

0.25

I_OL=100 µA

I_OL=9 mA

V_I= GND or V_DDQ

0.10

0.6

Low-level output voltage

Input Capacitance¹

Output Capacitance¹

C_IN

C_OUT

V_OUT= GND or V_DDQ

¹Guaranteed by design, not 100% tested in production.

1177F—12/10/09

1 2 345 6 7...15

下载PDF

与98ULPA877A相关器件

型号	品牌	描述	获取价格	数据表
98ULPA877AH	IDT	CABGA-52, Tray	获取价格
98ULPA877AHI-T	IDT	PLL Based Clock Driver, 98ULPA Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, PL	获取价格
98ULPA877AHLF-T	IDT	PLL Based Clock Driver, 98ULPA Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, RO	获取价格
98ULPA877AH-T	IDT	PLL Based Clock Driver, 98ULPA Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, PL	获取价格
98ULPA877AKILF-T	IDT	PLL Based Clock Driver, 98ULPA Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, RO	获取价格
98ULPA877AKI-T	IDT	PLL Based Clock Driver, 98ULPA Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, PL	获取价格