8SLVD1212
Datasheet
1:12, LVDS Output Fanout Buffer
Features
Description
▪ Twelve low skew, low additive jitter LVDS output pairs
The 8SLVD1212 is a high-performance differential LVDS fanout
buffer. The device is designed for the fanout of high-frequency,
very low additive phase-noise clock and data signals.
▪ Two selectable, differential clock input pairs
▪ Differential PCLK, nPCLK pairs can accept the following
differential input levels: LVDS, LVPECL, CML
The 8SLVD1212 is characterized to operate from a 2.5V power
supply. Guaranteed output-to-output and part-to-part skew
characteristics make the device ideal for clock distribution
applications that demand well-defined performance and
repeatability.
▪ Maximum input clock frequency: 2GHz (maximum)
▪ LVCMOS/LVTTL interface levels for the control input select
pins
▪ Output skew: 40ps (maximum)
Two selectable differential inputs and twelve low skew outputs are
available. The integrated bias voltage reference enables easy
interfacing of single-ended signals to the device inputs.
▪ Propagation delay: 310ps (typical)
▪ Low additive phase jitter, RMS; fREF = 156.25MHz,
10kHz to 20MHz: 77fs (typical)
The 8SLVD1212 is optimized for low power consumption and low
additive phase noise.
▪ Device current consumption (IDD): 213mA (maximum)
▪ 2.5V supply voltage
▪ Lead-free (RoHS 6), 6 6 mm, 40-VFQFN packaging
▪ -40°C to 85°C ambient operating temperature
Block Diagram
8SLVD1212
Q0
nQ0
Voltage
Reference
VREF0
Q1
nQ1
VDD
Q2
nQ2
PCLK0
nPCLK0
Q3
nQ3
Q4
GND
VDD
nQ4
fREF
Q5
nQ5
PCLK1
nPCLK1
Q6
nQ6
Q7
nQ7
GND
VDD
Q8
nQ8
SEL
Q9
nQ9
GND
Q10
nQ10
Voltage
Reference
VREF1
Q11
nQ11
©2017 Integrated Device Technology, Inc.
1
December 22, 2017