Datasheet > 8N4S270AG-0000CDI8

8N4S270AG-0000CDI8

更新时间： 2022-02-26 10:44:16

品牌	Logo	应用领域
艾迪悌 - IDT		石英晶振
页数	文件大小	规格书
21页	216K
描述
Quad-Frequency Programmable XO

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8N4S270AG-0000CDI8 数据手册

浏览型号8N4S270AG-0000CDI8的Datasheet PDF文件第2页

浏览型号8N4S270AG-0000CDI8的Datasheet PDF文件第3页

浏览型号8N4S270AG-0000CDI8的Datasheet PDF文件第4页

浏览型号8N4S270AG-0000CDI8的Datasheet PDF文件第5页

浏览型号8N4S270AG-0000CDI8的Datasheet PDF文件第6页

浏览型号8N4S270AG-0000CDI8的Datasheet PDF文件第7页

Quad-Frequency Programmable XO IDT8N3Q001 REV G

DATA SHEET

General Description

Features

The IDT8N3Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

• Fourth generation FemtoClock® NG technology

• Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

• Four power-up default frequencies (see part number order

codes), re-programmable by I²C

• I²C programming interface for the output clock frequency and

internal PLL control registers

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3Q001 can be programmed via the I²C

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷ N (N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

• Frequency programming resolution is 435.9Hz ÷N

• One 2.5V, 3.3V LVPECL clock output

• Two control inputs for the power-up default frequency

• LVCMOS/LVTTL compatible control inputs

• RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps

(typical), integer PLL feedback configuration

• RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps

(typical), integer PLL feedback configuration

• Full 2.5V or 3.3V supply modes

• -40°C to 85°C ambient operating temperature

• Available in Lead-free (RoHS 6) package

Block Diagram

Pin Assignment

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

Q

÷P

OSC

÷N

DNU 1

OE 2

8 V

f_XTAL

7 nQ

6 Q

÷MINT, MFRAC

Pulldown

FSEL1

FSEL0

Configuration Register (ROM)

IDT8N3Q001

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

(Frequency, APR, Polarity)

Pullup

SCLK

SDATA

I²C Control

CD Package

Top View

Pullup

IDT8N3Q001GCD REVISION A MARCH 6, 2012

12 3 4 5 6 7...21

下载PDF

与8N4S270AG-0000CDI8相关器件

型号	品牌	描述	获取价格	数据表
8N4S270BC-0021CD8	IDT	LVDS Output Clock Oscillator	获取价格
8N4S270BC-0021CDI8	IDT	LVDS Output Clock Oscillator	获取价格
8N4S270BC-0062CDI	IDT	LVDS Output Clock Oscillator	获取价格
8N4S270BC-0071CD	IDT	LVDS Output Clock Oscillator	获取价格
8N4S270BC-0139CD8	IDT	LVDS Output Clock Oscillator	获取价格
8N4S270BC-1074CDI	IDT	LVDS Output Clock Oscillator	获取价格