5秒后页面跳转
8440258AKI-46LF PDF预览

8440258AKI-46LF

更新时间: 2024-02-13 22:32:24
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
16页 695K
描述
Clock Generator, 125MHz, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32

8440258AKI-46LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFN
包装说明:5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.26
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:125 MHz封装主体材料:UNSPECIFIED
封装代码:VQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, VERY THIN PROFILE峰值回流温度(摄氏度):260
主时钟/晶体标称频率:25 MHz认证状态:Not Qualified
座面最大高度:1 mm最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:5 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

8440258AKI-46LF 数据手册

 浏览型号8440258AKI-46LF的Datasheet PDF文件第1页浏览型号8440258AKI-46LF的Datasheet PDF文件第3页浏览型号8440258AKI-46LF的Datasheet PDF文件第4页浏览型号8440258AKI-46LF的Datasheet PDF文件第5页浏览型号8440258AKI-46LF的Datasheet PDF文件第6页浏览型号8440258AKI-46LF的Datasheet PDF文件第7页 
ICS8440258I-46  
FEMTOCLOCK™ CRYSTAL/LVCMOS-TO-LVDS/ LVCMOS FREQUENCY SYNTHESIZER  
PRELIMINARY  
TABLE 1. PIN DESCRIPTIONS  
Number  
Name  
Type  
Description  
1, 2  
Q0, nQ0  
Output  
Differential clock outputs. LVDS interface levels.  
3, 12, 16,  
17, 21  
GND  
Power  
Power supply ground.  
4, 5  
6, 11, 27  
7, 8  
Q1, nQ1  
VDD  
Output  
Power  
Output  
Output  
Differential clock outputs. LVDS interface levels.  
Core supply pin.  
Q2, nQ2  
Q3, nQ3  
Differential clock outputs. LVDS interface levels.  
Differential clock outputs. LVDS interface levels.  
9, 10  
13, 15,  
18, 20  
Q4, Q5,  
Q6, Q7  
Output  
Single-ended clock outputs. LVCMOS/LVTTL interface levels.  
14  
19  
VDDO1  
VDDO2  
nc  
Power  
Power  
Power output supply pin for Q4 and Q5 LVCMOS outputs.  
Power output supply pin for Q6 and Q7 LVCMOS outputs.  
No connect.  
22, 23, 24  
25  
Unused  
Power  
VDDA  
Analog supply pin.  
PLL Bypass. When LOW, the output is driven from the VCO output.  
When HIGH, the PLL is bypassed and the output frequency =  
reference clock frequency/N output divider.  
26  
nPLL_SEL  
Input  
Pulldown  
LVCMOS/LVTTL interface levels.  
Active HIGH Master Reset. When logic HIGH, the internal dividers are  
28  
29  
30  
MR  
Input  
Input  
Input  
Pulldown reset causing the outputs to go low. When logic LOW, the internal  
dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.  
REF_CLK  
nXTAL_SEL  
Pulldown Single-ended LVCMOS/LVTTL reference clock input.  
Selects between the crystal or REF_CLK inputs as the PLL reference  
Pulldown source. When HIGH, selects REF_CLK. When LOW, selects XTAL  
inputs. LVCMOS/LVTTL interface levels.  
31,  
32  
XTAL_OUT,  
XTAL_IN  
Crystal oscillator interface. XTAL_OUT is the output.  
XTAL_IN is the input.  
Input  
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
TABLE 2. PIN CHARACTERISTICS  
Symbol Parameter  
Test Conditions  
Minimum Typical Maximum Units  
CIN  
Input Capacitance  
Power Dissipation Capacitance  
4
8
pF  
pF  
k  
CPD  
RPULLDOWN Input Pulldown Resistor  
ROUT Output Impedance  
51  
22  
IDT/ ICSLVDS/LVCMOS FREQUENCY SYNTHESIZER  
2
ICS8440258AKI-46 REVA OCTOBER 13, 2006  

与8440258AKI-46LF相关器件

型号 品牌 描述 获取价格 数据表
8440259AK-05LF IDT VFQFPN-32, Tray

获取价格

8440259AK-45 IDT Clock Generator, 156.25MHz, 5 X 5 MM, 0.925 MM HEIGHT, MO-220VHHD-2, VFQFN-32

获取价格

8440259AK-45LF IDT VFQFPN-32, Tray

获取价格

8440259AK-45LFT IDT VFQFPN-32, Reel

获取价格

8440259AK-45T IDT Clock Generator, 156.25MHz, 5 X 5 MM, 0.925 MM HEIGHT, MO-220VHHD-2, VFQFN-32

获取价格

8440259D-05 IDT FemtoClock NG Crystal/LVCMOS-to-LVDS/LVCMOS Frequency Synthesizer

获取价格