5秒后页面跳转
844004AK-104LFT PDF预览

844004AK-104LFT

更新时间: 2024-02-12 05:58:52
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 899K
描述
FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

844004AK-104LFT 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC32,.2SQ,20针数:32
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.31
Is Samacsys:N其他特性:ALSO OPERATES AT 3.3V SUPPLY
JESD-30 代码:S-XQCC-N32JESD-609代码:e0
长度:5 mm湿度敏感等级:3
端子数量:32最高工作温度:70 °C
最低工作温度:最大输出时钟频率:226.66 MHz
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):225
电源:2.5/3.3 V主时钟/晶体标称频率:26.5625 MHz
认证状态:Not Qualified座面最大高度:1 mm
子类别:Clock Generators最大压摆率:105 mA
最大供电电压:2.625 V最小供电电压:2.375 V
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:5 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

844004AK-104LFT 数据手册

 浏览型号844004AK-104LFT的Datasheet PDF文件第1页浏览型号844004AK-104LFT的Datasheet PDF文件第3页浏览型号844004AK-104LFT的Datasheet PDF文件第4页浏览型号844004AK-104LFT的Datasheet PDF文件第5页浏览型号844004AK-104LFT的Datasheet PDF文件第6页浏览型号844004AK-104LFT的Datasheet PDF文件第7页 
ICS844004-104  
FEMTOCLOCK™CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER  
Table 1. Pin Descriptions  
Number  
Name  
Type  
Description  
1, 2  
Q0, nQ0  
Output  
Input  
Differential output pair. LVDS interface levels.  
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset  
causing the true outputs Qx to go low and the inverted outputs nQx  
to go high. When logic LOW, the internal dividers and the outputs are enabled.  
LVCMOS/LVTTL interface levels.  
3
MR  
Pulldown  
Selects between the PLL and REF_CLK as input to the dividers. When LOW,  
4
nPLL_SEL  
Input  
Pulldown selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL  
Bypass). LVCMOS/LVTTL interface levels.  
5, 6, 7, 8, 15,  
16, 20, 21,  
28, 29  
nc  
Unused  
No connect.  
9
VDDA  
Power  
Input  
Analog supply pin.  
10,  
12  
F_SEL0,  
F_SEL1  
Pulldown Frequency select pin. LVCMOS/LVTTL interface levels.  
Core supply pin.  
11  
VDD  
Power  
Input  
13,  
14  
XTAL_OUT  
XTAL_IN  
Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.  
17, 22  
18  
GND  
Power  
Input  
Power supply ground.  
REF_CLK  
Pulldown Single-ended reference clock input. LVCMOS/LVTTL interface levels.  
Selects between crystal or REF_CLK inputs as the PLL Reference source.  
Pulldown Selects XTAL inputs when LOW. Selects REF_CLK when HIGH.  
LVCMOS/LVTTL interface levels.  
19  
nXTAL_SEL  
Input  
23, 24  
25, 32  
26, 27  
30, 31  
nQ3, Q3  
VDDO  
Output  
Power  
Output  
Output  
Differential output pair. LVDS interface levels.  
Output supply pins.  
Q2, nQ2  
nQ1, Q1  
Differential output pair. LVDS interface levels.  
Differential output pair. LVDS interface levels.  
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
CIN  
Input Capacitance  
4
RPULLDOWN Input Pulldown Resistor  
51  
k  
IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER  
2
ICS844004AK-104 REV. A SEPTEMBER 15, 2008  

与844004AK-104LFT相关器件

型号 品牌 描述 获取价格 数据表
844004AK-104T IDT FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHE

获取价格

844004AKI-104 IDT Clock Generator, 226.66MHz, 5 X 5 MM, 0.925 MM HEIGHT, MO-220VHHD-2, VFQFN-32

获取价格

844004BGLF IDT Clock Generator, 226.66MHz, CMOS, PDSO24

获取价格

844008AKI-01LF IDT FEMTOCLOCKS? CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

获取价格

844008AKI-01LFT IDT Clock Generator, 156.25MHz, 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD, VFQFN-3

获取价格

844008AKI-46LF IDT FemtoClock Crystal-to-LVDS Clock Generator

获取价格