5秒后页面跳转
84329BVLFT PDF预览

84329BVLFT

更新时间: 2024-02-21 17:55:54
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
21页 779K
描述
Clock Generator, 700MHz, PQCC28, 11.50 X 11.50 MM, 3.90 MM HEIGHT, ROHS COMPLIANT, PLASTIC, MS-018, LCC-28

84329BVLFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:LCC
包装说明:11.50 X 11.50 MM, 3.90 MM HEIGHT, ROHS COMPLIANT, PLASTIC, MS-018, LCC-28针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
JESD-30 代码:S-PQCC-J28JESD-609代码:e3
长度:11.505 mm湿度敏感等级:1
端子数量:28最高工作温度:70 °C
最低工作温度:最大输出时钟频率:700 MHz
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC28,.5SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):260
电源:3.3 V主时钟/晶体标称频率:25 MHz
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:Clock Generators最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:11.505 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

84329BVLFT 数据手册

 浏览型号84329BVLFT的Datasheet PDF文件第1页浏览型号84329BVLFT的Datasheet PDF文件第2页浏览型号84329BVLFT的Datasheet PDF文件第4页浏览型号84329BVLFT的Datasheet PDF文件第5页浏览型号84329BVLFT的Datasheet PDF文件第6页浏览型号84329BVLFT的Datasheet PDF文件第7页 
ICS84329B  
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER  
Table 1. Pin Descriptions  
Name  
Type  
Description  
M0, M1, M2, M3, M4,  
M5, M6, M7, M8  
M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input.  
LVCMOS/LVTTL interface levels.  
Input  
Pullup  
Pullup  
Determines N output divider value as defined in Table 3C, Function Table.  
LVCMOS/LVTTL interface levels.  
N0, N1  
VEE  
Input  
Power  
Output  
Negative supply pins.  
Test output which is used in the serial mode of operation.  
Single-ended LVPECL interface levels.  
TEST  
VCC  
Power  
Output  
Core supply pins.  
Differential output pair for the synthesizer. LVPECL interface levels.  
FOUT, nFOUT  
Output enable. When logic HIGH, the outputs are enabled (default). When logic LOW,  
the outputs are disabled and drive differential low: FOUT = LOW, nFOUT = HIGH.  
LVCMOS / LVTTL interface levels.  
OE  
Input  
Pullup  
Unused  
Input  
No connect.  
nc  
Clocks the serial data present at S_DATA input into the shift register on the rising edge  
of S_CLOCK. LVCMOS/LVTTL interface levels.  
S_CLOCK  
Pulldown  
Pulldown  
Pulldown  
Shift register serial input. Data sampled on the rising edge of S_CLOCK.  
LVCMOS/LVTTL interface levels.  
S_DATA  
Input  
Controls transition of data from shift register into the M divider.  
LVCMOS/LVTTL interface levels.  
S_LOAD  
VCCA  
Input  
Power  
Input  
Analog supply pin.  
XTAL_IN  
XTAL_OUT  
Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.  
Parallel load input. Determines when data present at M8:M0 is loaded into M divider,  
and when data present at N1:N0 sets the N output divider value. LVCMOS/LVTTL  
interface levels.  
nP_LOAD  
Input  
Pullup  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
Input Capacitance  
Input Pullup Resistor  
4
RPULLUP  
51  
51  
kΩ  
RPULLDOWN Input Pulldown Resistor  
kΩ  
IDT™ / ICS™ LVPECL FREQUENCY SYNTHESIZER  
3
ICS84329BV REV. B OCTOBER 23, 2008  

与84329BVLFT相关器件

型号 品牌 描述 获取价格 数据表
84329BVT IDT Clock Generator, 700MHz, PQCC28, 11.50 X 11.50 MM, 3.90 MM HEIGHT, PLASTIC, MS-018, LCC-28

获取价格

84329BY IDT Clock Generator, 700MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC-HD, LQFP-32

获取价格

84329BYT IDT Clock Generator, 700MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC-HD, LQFP-32

获取价格

8432BK-51 IDT Clock Generator, 700MHz, 5 X 5 MM, 0.95 MM HEIGHT, MO-220, VFQFN-32

获取价格

8432BK-51LF IDT Clock Generator, 700MHz, 5 X 5 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-220, VFQFN-32

获取价格

8432BK-51LFT IDT Clock Generator, 700MHz, 5 X 5 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-220, VFQFN-32

获取价格