Datasheet > 813N2532CKILF

813N2532CKILF

更新时间： 2022-02-26 11:58:57

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
24页	373K
描述
Jit ter At tenuator & FemtoClock NG Mult iplier

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

813N2532CKILF 数据手册

813N2532I Datasheet

Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

Number

Name

Type

Description

Analog

Input/Output

1, 2

LF1, LF0

Loop filter connection node pins. LF0 is the output. LF1 is the input.

Analog

Input/Output

ISET

V_EE

Charge pump current setting pin.

Negative supply pins.

4, 8, 18, 24

Power

Input

Input clock select. When HIGH selects CLK1, nCLK1. When LOW, selects

CLK0, nCLK0. LVCMOS / LVTTL interface levels.

CLK_SEL

Pulldown

6, 12, 27

V_CC

Power

Output

Core supply pins.

LOR

Loss of reference indicator. LVCMOS/LVTTL interface levels.

Feedback divider select pin. LVCMOS/LVTTL interface levels. See Table

3B.

FB_SEL

Input

Pullup

10,

PDSEL_1,

PDSEL_0

Pre-divider select pins. LVCMOS/LVTTL interface levels.

See Table 3A.

Input

Power

Input

V_CCA

Analog supply pin.

14,

ODBSEL_1,

ODBSEL_0

Frequency select pins for Bank B output. See Table 3C.

LVCMOS/LVTTL interface levels.

Pulldown

16,

ODASEL_1,

ODASEL_0

Frequency select pins for Bank A output. See Table 3C.

LVCMOS/LVTTL interface levels.

Input

19, 20

QA, nQA

V_CCO

Output

Power

Output

Differential Bank A clock outputs. LVPECL interface levels.

Output supply pin.

22, 23

QB, nQB

Differential Bank B clock outputs. LVPECL interface levels.

Pullup/

Pulldown

nCLK1

CLK1

Input

Power

Inverting differential clock input. V_CC/2 bias voltage when left floating.

Non-inverting differential clock input.

Pulldown

Pullup/

Pulldown

nCLK0

CLK0

Inverting differential clock input. V_CC/2 bias voltage when left floating.

Non-inverting differential clock input.

Pulldown

30,

XTAL_OUT,

XTAL_IN

Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.

Power supply pin for the crystal oscillator.

V_CCX

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol

C_IN

Parameter

Test Conditions

Minimum

Typical

Maximum

Units

Input Capacitance

Input Pullup Resistor

Input Pulldown Resistor

R_PULLUP

R_PULLDOWN

k

Revision D, April 11, 2016

1 234 5 6 7...24

下载PDF

与813N2532CKILF相关器件

型号	品牌	描述	获取价格	数据表
813N2532CKILFT	IDT	Jit ter At tenuator & FemtoClock NG Mult iplier	获取价格
813N2532CKLF	IDT	Jit ter At tenuator & FemtoClock NG Mult iplier	获取价格
813N2532CKLFT	IDT	Jit ter At tenuator & FemtoClock NG Mult iplier	获取价格
813N2532I	IDT	Jit ter At tenuator & FemtoClock NG Mult iplier	获取价格
813-SL100.0M-28	OSCILENT	Low-Loss 100MHz	获取价格
813-SL100.0M-28_14	OSCILENT	Low-Loss 100MHz IF SAW Filter 28MHz Bandwidth	获取价格