Jitter Attenuator & FemtoClock® NG Multiplier
813N2532I
Datasheet
General Description
Features
The 813N2532I device uses IDT's fourth generation FemtoClock®
NG technology for optimal high clock frequency and low phase noise
performance, combined with a low power consumption and high
power supply noise rejection. The 813N2532I is a PLL based
synchronous multiplier that is optimized for PDH or SONET to
Ethernet clock jitter attenuation and frequency translation.
• Fourth generation FemtoClock® NG technology
• Two LVPECL output pairs
• Output frequencies: 19.44MHz, 25MHz, 125MHz, 155.52MHz and
156.25MHz
• Two differential inputs support the following input types: LVPECL,
LVDS, LVHSTL, HCSL
The 813N2532I is a fully integrated Phase Locked loop utilizing a
FemtoClock NG Digital VCXO that provides the low jitter, high
frequency SONET/PDH output clock that easily meets OC-48 jitter
requirements. This VCXO technology simplifies PLL design by
replacing the pullable crystal requirement of analog VCXOs with a
fixed 27MHz generator crystal. Jitter attenuation down to 10Hz is
provided by an external loop filter. Pre-divider and output divider
multiplication ratios are selected using device selection control pins.
The multiplication ratios are optimized to support most common
clock rates used in PDH, SONET and Ethernet applications. The
device requires the use of an external, inexpensive fundamental
mode 27MHz crystal. The device is packaged in a space-saving
32-VFQFN package and supports commercial temperature range.
• Accepts input frequencies from 8kHz to 38.88MHz including
8kHz, 19.44MHz, 25MHz and 38.88MHz
• Crystal interface optimized for a 27MHz, 10pF parallel resonant
crystal
• Attenuates the phase jitter of the input clock by using a low-cost
fundamental mode crystal
• Customized settings for jitter attenuation and reference tracking
using external loop filter connection
• FemtoClock NG frequency multiplier provides low jitter, high
frequency output
• Absolute pull range: 100ppm
• Power supply noise rejection (PSNR): -95dB (typical)
• RMS phase jitter @ 156.25MHz, using a 27MHz crystal
(12kHz – 20MHz): 0.6ps (typical)
• RMS phase jitter @ 155.52MHz, using a 27MHz crystal
(12kHz – 20MHz): 0.622ps (typical)
Pin Assignment
• RMS phase jitter @ 125MHz, using a 27MHz crystal
(12kHz – 20MHz): 0.6ps (typical)
• 3.3V supply voltage
• -40°C to 85°C ambient operating temperature
• Available in lead-free (RoHS 6) package
32 31 30 29 28 27 26 25
1
2
3
4
5
6
7
8
LF1
LF0
VEE
24
23
22
21
20
nQB
QB
ISET
VCCO
nQA
VEE
CLK_SEL
VCC
QA
19
18
17
LOR
VEE
VEE
ODASEL_0
9
10 11 12 13 14 15 16
813N2532I
32 Lead VFQFN
5mm x 5mm x 0.925mm package body
K Package
Top View
©2016 Integrated Device Technology, Inc.
1
Revision D, April 11, 2016
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
