5秒后页面跳转
78P2343-IEL PDF预览

78P2343-IEL

更新时间: 2024-02-24 01:21:05
品牌 Logo 应用领域
东电化 - TDK PC电信电信集成电路
页数 文件大小 规格书
36页 368K
描述
PCM Transceiver, 1-Func, PQFP100, LQFP-100

78P2343-IEL 技术参数

生命周期:Active零件包装代码:QFP
包装说明:HLFQFP,针数:100
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.57Is Samacsys:N
JESD-30 代码:S-PQFP-G100长度:14 mm
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HLFQFP
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH
认证状态:Not Qualified座面最大高度:1.6 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:PCM TRANSCEIVER温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

78P2343-IEL 数据手册

 浏览型号78P2343-IEL的Datasheet PDF文件第2页浏览型号78P2343-IEL的Datasheet PDF文件第3页浏览型号78P2343-IEL的Datasheet PDF文件第4页浏览型号78P2343-IEL的Datasheet PDF文件第6页浏览型号78P2343-IEL的Datasheet PDF文件第7页浏览型号78P2343-IEL的Datasheet PDF文件第8页 
78P2343JAT  
3-port E3/DS3/STS-1 LIU  
with Jitter Attenuator  
LINE BUILD-OUT  
The Jitter  
Attenuator  
can be configured  
The Line Build-Out (LBO) function controls the  
transmit amplitude and pulse shape in DS3 and  
STS-1 modes. The selection of LBO depends on  
the amount of cable the transmitter is connected to.  
When less than 225 ft of cable is used, the  
corresponding LBOx pin or LBO bit should be high.  
When 225ft or more cable is used the corresponding  
LBO setting (LBOx pin or LBO bit) should be low.  
LBO can be controlled either from pins or from  
register settings, depending on the status of the  
Register Control bit, REGEN.  
independently for each channel by writing to the  
Jitter Attenuator Control Register (JACR) as follows:  
JAEN  
bit  
JASL  
bit  
Jitter Attenuator Mode  
0
1
X
0
Jitter Attenuator disabled  
Jitter Attenuator configured  
to be in the receive path  
1
1
Jitter Attenuator configured  
to be in the transmit path  
TRANSMIT ENABLE  
When serial interface control is not available, the  
MSL1 pin is provided for Jitter Attenuator mode  
selection. Upon power-up or reset, the state of the  
MSL1 pin is sensed and mapped into the JAEN and  
JASL register bits for all channels, representing the  
appropriate mode of operation. After power-up or  
reset, the state of the MSL1 pin is ignored. The  
state of the MSL1 pin, and the corresponding Jitter  
Attenuator configuration is shown below.  
The TXEN bit in the Mode Control Register controls  
the transmitter output.  
When logic zero, the  
transmitter output is disabled. This feature is used to  
disable ports as well as to multiplex two or more  
transceivers to one port. The transmitter of any port  
can also be disabled by floating the respective LBOx  
pin, in which case it will also power-down the entire  
transmitter.  
See section on the Power-Down  
Function for more info.  
MSL1 pin  
Jitter Attenuator Mode  
Jitter Attenuator in receive path  
Jitter Attenuator in transmit path  
Jitter Attenuator disabled  
TRANSMIT MONITOR  
The transmit monitor function detects activity on the  
transmitter output at the LOUTPx and LOUTNx pins.  
When there is a transmitter fault, in the case of an  
open or short on the chip, the transformer, or the  
circuit board, the transmit signal amplitude will be  
altered. The transmit monitor detects the amplitude  
of the driven signal. The TXNW signal (bit) goes  
high when the amplitude of the transmit signal is  
outside a valid amplitude range. When the signal  
amplitude is either too high or too low for longer than  
a specified duration, the TXNW bit goes high. The  
TXNW signal can be also used to trigger an interrupt  
on the INTRx pin when serial interface control is not  
available. This is accomplished by setting the TXER  
bit in the Interrupt Control Register (INTC).  
L
H
Z
PLL Bandwidth  
A PLL response with effectively one pole below 27  
Hz is adequate to meet the ETSI TBR24 E3  
standards. A PLL response with one pole below 40  
Hz is adequate to meet the GR-499 (Cat I) DS3  
standards. Either of the two bandwidths can be  
selected via register setting. In either high or low  
bandwidth mode, the PLL bandwidth is proportional  
to the data rate as follows:  
Line Rate  
JABW bit  
PLL Bandwidth (Hz)  
JITTER ATTENUATOR  
0
1
0
1
0
1
13  
188  
17  
245  
20  
Jitter Attenuation function is provided on-chip. The  
Jitter Attenuator can be configured to be in the  
transmit or the receive path. When configured in the  
transmit path, the input clock at TCLK pin is passed  
through a very low bandwidth digital PLL. The  
corresponding transmit data is buffered into a FIFO  
and clocked out using the de-jittered output clock of  
the PLL. When configured in the receive path, the  
recovered clock is passed through the low  
bandwidth digital PLL, and the corresponding  
receive data is buffered into the FIFO and clocked  
out using the de-jittered clock.  
E3  
DS3  
STS1  
283  
The default state of the JABW bit depends on which  
line-rate is selected through the MSL0 pin. If E3 or  
DS3 mode is selected, the default state is ‘0’. If  
STS1 mode is selected, the default state is ‘1’.  
- 5 -  

与78P2343-IEL相关器件

型号 品牌 描述 获取价格 数据表
78P2343-IEL/A07 TDK Telecom IC, PQFP100

获取价格

78P2343-IEL/A07 TERIDIAN 3-port E3/DS3/STS-1 LIU with Jitter Attenuator

获取价格

78P2343-IEL/A07/F TDK Digital Transmission Interface, E-3, PQFP100

获取价格

78P2343-IEL/A07R TDK Digital Transmission Interface, E-3, PQFP100

获取价格

78P2343-IEL/A07R/F TDK Digital Transmission Interface, E-3, PQFP100

获取价格

78P2343-IEL/F TDK PCM Transceiver, 1-Func, PQFP100, LEAD FREE, LQFP-100

获取价格