5秒后页面跳转
74LVX138TTR PDF预览

74LVX138TTR

更新时间: 2024-01-04 17:27:17
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 解码器驱动器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
12页 334K
描述
LOW VOLTAGE CMOS 3 TO 8 LINE DECODER (INV.) WITH 5V TOLERANT INPUTS

74LVX138TTR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.09
Is Samacsys:N系列:LV/LV-A/LVX/H
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
湿度敏感等级:3功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:15 ns传播延迟(tpd):22 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:4.4 mmBase Number Matches:1

74LVX138TTR 数据手册

 浏览型号74LVX138TTR的Datasheet PDF文件第2页浏览型号74LVX138TTR的Datasheet PDF文件第3页浏览型号74LVX138TTR的Datasheet PDF文件第4页浏览型号74LVX138TTR的Datasheet PDF文件第5页浏览型号74LVX138TTR的Datasheet PDF文件第6页浏览型号74LVX138TTR的Datasheet PDF文件第7页 
74LVX138  
LOW VOLTAGE CMOS 3 TO 8 LINE DECODER (INV.)  
WITH 5V TOLERANT INPUTS  
HIGH SPEED:  
= 5.5ns (TYP.) at V = 3.3V  
t
PD  
CC  
5V TOLERANT INPUTS  
INPUT VOLTAGE LEVEL:  
V =0.8V, V =2V at V =3V  
IL  
IH  
CC  
LOW POWER DISSIPATION:  
= 4 µA (MAX.) at T =25°C  
SOP  
TSSOP  
I
CC  
A
LOW NOISE:  
= 0.3V (TYP.) at V = 3.3V  
V
OLP  
CC  
Table 1: Order Codes  
PACKAGE  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
T & R  
BALANCED PROPAGATION DELAYS:  
SOP  
74LVX138MTR  
74LVX138TTR  
t
t
PLH  
PHL  
TSSOP  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
V
CC  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 138  
is held high, the decoding function is inhibited and  
all the 8 outputs go to high.  
IMPROVED LATCH-UP IMMUNITY  
POWER DOWN PROTECTION ON INPUTS  
Tree enable inputs are provided to ease cascade  
connection and application of address decoders  
for memory systems.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage.  
This device can be used to interface 5V to 3V  
system. It combines high speed performance with  
the true CMOS low power consumption.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74LVX138 is a low voltage CMOS 3 TO 8  
LINE DECODER (INVERTING) fabricated with  
sub-micron silicon gate and double-layer metal  
2
wiring C MOS technology. It is ideal for low  
power, battery operated and low noise 3.3V  
applications.  
If the device is enabled, 3 binary select (A, B, and  
C) determine which one of the outputs will go low.  
If enable input G1 is held low or either G2A or G2B  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 3  
1/12  
August 2004  

与74LVX138TTR相关器件

型号 品牌 获取价格 描述 数据表
74LVX139 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74LVX139M STMICROELECTRONICS

获取价格

暂无描述
74LVX139MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74LVX139TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74LVX14 FAIRCHILD

获取价格

Low Voltage Hex Inverter with Schmitt Trigger Input
74LVX14 ONSEMI

获取价格

LOW-VOLTAGE CMOS
74LVX14 MOTOROLA

获取价格

LOW-VOLTAGE CMOS
74LVX14 TOSHIBA

获取价格

HEX SCHMITT INVERTER
74LVX14 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS HEX SCHMITT INVERTER WITH 5V TOLERANT INPUTS
74LVX14_08 FAIRCHILD

获取价格

74LVX14 Low Voltage Hex Inverter with Schmitt Trigger Input