Datasheet > 74LVC2G74DP-Q100

74LVC2G74DP-Q100

更新时间： 2022-02-26 12:27:24

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
15页	231K
描述
Single D-type flip-flop with set and reset; positive edge trigger

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVC2G74DP-Q100 数据手册

74LVC2G74-Q100

Single D-type flip-flop with set and reset;

positive edge trigger

Rev. 3 — 3 October 2018

Product data sheet

1. General description

The 74LVC2G74-Q100 is a single positive-edge triggered D-type flip-flop. It has individual data (D)

inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q outputs.

This device is fully specified for partial power-down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing damaging backflow current through the device when it is powered

down.

The set and reset are asynchronous active LOW inputs and operate independently of the clock

input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition

of the clock pulse. The D inputs must be stable, one set-up time prior to the LOW-to-HIGH clock

transition for predictable operation. Schmitt trigger action at all inputs makes the circuit highly

tolerant to slower input rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

•

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

•

Wide supply voltage range from 1.65 V to 5.5 V

5 V tolerant inputs for interfacing with 5 V logic

High noise immunity

Complies with JEDEC standard:

•

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8-B/JESD36 (2.7 V to 3.6 V)

•

ESD protection:

•

MIL-STD-883, method 3015 exceeds 2000 V

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

•

±24 mA output drive (V_CC= 3.0 V)

CMOS low power consumption

Latch-up performance exceeds 250 mA

Direct interface with TTL levels

Inputs accept voltages up to 5 V

12 3 4 5 6 7...15

下载PDF

与74LVC2G74DP-Q100相关器件

型号	品牌	描述	获取价格	数据表
74LVC2G74GD	NXP	Single D-type flip-flop with set and reset; positive edge trigger	获取价格
74LVC2G74GD,125	NXP	74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin	获取价格
74LVC2G74GF	NXP	Single D-type flip-flop with set and reset; positive edge trigger	获取价格
74LVC2G74GF,115	NXP	74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin	获取价格
74LVC2G74GM	NXP	Single D-type flip-flop with set and reset; positive edge trigger	获取价格
74LVC2G74GM,125	NXP	74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger QFN 8-Pin	获取价格