5秒后页面跳转
74LVC1G74DC PDF预览

74LVC1G74DC

更新时间: 2023-09-03 20:33:43
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
19页 285K
描述
Single D-type flip-flop with set and reset; positive edge triggerProduction

74LVC1G74DC 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:TSSOP, TSSOP8,.12,20Reach Compliance Code:unknown
风险等级:5.72Is Samacsys:N
JESD-30 代码:R-PDSO-G8逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:175000000 Hz最大I(ol):0.024 A
功能数量:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.12,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
电源:3.3 VProp。Delay @ Nom-Sup:5.9 ns
认证状态:Not Qualified子类别:FF/Latches
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
Base Number Matches:1

74LVC1G74DC 数据手册

 浏览型号74LVC1G74DC的Datasheet PDF文件第2页浏览型号74LVC1G74DC的Datasheet PDF文件第3页浏览型号74LVC1G74DC的Datasheet PDF文件第4页浏览型号74LVC1G74DC的Datasheet PDF文件第5页浏览型号74LVC1G74DC的Datasheet PDF文件第6页浏览型号74LVC1G74DC的Datasheet PDF文件第7页 
74LVC1G74  
Single D-type flip-flop with set and reset;  
positive edge trigger  
Rev. 15 — 20 September 2021  
Product data sheet  
1. General description  
The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock  
(CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that  
meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in  
the flip-flop and appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This  
feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 250 mA  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

74LVC1G74DC 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G74DC NEXPERIA

功能相似

Single D-type flip-flop with set and reset; positive edge triggerProduction

与74LVC1G74DC相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G74DC,125 NXP

获取价格

74LVC1G74 - Single D-type flip-flop with set and reset; positive edge trigger SSOP 8-Pin
74LVC1G74DC.125 NXP

获取价格

Single D-type flip-flop with set and reset; positive edge trigger
74LVC1G74DC/G NXP

获取价格

74LVC1G74DC/G
74LVC1G74DC-Q100 NXP

获取价格

LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, 2.30 M
74LVC1G74DC-Q100 NEXPERIA

获取价格

Single D-type flip-flop with set and reset; positive edge trigger
74LVC1G74DC-Q100,125 NXP

获取价格

D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, Complementary Outpu
74LVC1G74DC-Q100H NXP

获取价格

74LVC1G74-Q100 - Single D-type flip-flop with set and reset; positive edge trigger SSOP 8-
74LVC1G74DP NEXPERIA

获取价格

Single D-type flip-flop with set and reset; positive edge triggerProduction
74LVC1G74DP NXP

获取价格

Single D-type flip-flop with set and reset; positive edge trigger
74LVC1G74DP,125 NXP

获取价格

74LVC1G74 - Single D-type flip-flop with set and reset; positive edge trigger TSSOP 8-Pin