5秒后页面跳转
74LVC1G74DC,125 PDF预览

74LVC1G74DC,125

更新时间: 2024-01-20 15:21:01
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
25页 296K
描述
74LVC1G74 - Single D-type flip-flop with set and reset; positive edge trigger SSOP 8-Pin

74LVC1G74DC,125 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:SSOP包装说明:VSSOP,
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:1.32系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G8JESD-609代码:e4
长度:2.3 mm逻辑集成电路类型:D FLIP-FLOP
湿度敏感等级:1位数:1
功能数量:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:VSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH传播延迟(tpd):13.4 ns
座面最大高度:1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:2 mm最小 fmax:200 MHz
Base Number Matches:1

74LVC1G74DC,125 数据手册

 浏览型号74LVC1G74DC,125的Datasheet PDF文件第2页浏览型号74LVC1G74DC,125的Datasheet PDF文件第3页浏览型号74LVC1G74DC,125的Datasheet PDF文件第4页浏览型号74LVC1G74DC,125的Datasheet PDF文件第5页浏览型号74LVC1G74DC,125的Datasheet PDF文件第6页浏览型号74LVC1G74DC,125的Datasheet PDF文件第7页 
74LVC1G74  
Single D-type flip-flop with set and reset; positive edge trigger  
Rev. 12 — 2 April 2013  
Product data sheet  
1. General description  
The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D)  
inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q  
outputs.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing damaging backflow current through the device  
when it is powered down.  
The set and reset are asynchronous active LOW inputs and operate independently of the  
clock input. Information on the data input is transferred to the Q output on the  
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time  
prior to the LOW-to-HIGH clock transition for predictable operation.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

74LVC1G74DC,125 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC2G74DCUT TI

功能相似

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74DCUR TI

功能相似

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

与74LVC1G74DC,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G74DC.125 NXP

获取价格

Single D-type flip-flop with set and reset; positive edge trigger
74LVC1G74DC/G NXP

获取价格

74LVC1G74DC/G
74LVC1G74DC-Q100 NXP

获取价格

LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, 2.30 M
74LVC1G74DC-Q100 NEXPERIA

获取价格

Single D-type flip-flop with set and reset; positive edge trigger
74LVC1G74DC-Q100,125 NXP

获取价格

D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, Complementary Outpu
74LVC1G74DC-Q100H NXP

获取价格

74LVC1G74-Q100 - Single D-type flip-flop with set and reset; positive edge trigger SSOP 8-
74LVC1G74DP NEXPERIA

获取价格

Single D-type flip-flop with set and reset; positive edge triggerProduction
74LVC1G74DP NXP

获取价格

Single D-type flip-flop with set and reset; positive edge trigger
74LVC1G74DP,125 NXP

获取价格

74LVC1G74 - Single D-type flip-flop with set and reset; positive edge trigger TSSOP 8-Pin
74LVC1G74DP.125 NXP

获取价格

Single D-type flip-flop with set and reset; positive edge trigger