Datasheet > 74LV374N,112

74LV374N,112

更新时间： 2024-09-27 07:03:59

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
17页	109K
描述
74LV374 - Octal D-type flip-flop; positive edge-trigger; 3-state DIP 20-Pin

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LV374N,112 数据手册

74LV374

Octal D-type ﬂip-ﬂop; positive edge-trigger; 3-state

Rev. 02 — 14 May 2009

Product data sheet

1. General description

The 74LV374 is an octal D-type ﬂip-ﬂop featuring separate D-type inputs for each ﬂip-ﬂop

and 3-state outputs for bus-oriented applications. A clock input (CP) and an output enable

input (OE) are common to all ﬂip-ﬂops. The 74LV374 is a low-voltage Si-gate CMOS

device and is pin and function compatible with 74HC374 and 74HCT374.

The eight ﬂip-ﬂops will store the state of their individual D-inputs that meet the set-up and

hold times requirements on the LOW to HIGH CP transition.

When OE is LOW, the contents of the eight ﬂip-ﬂops is available at the outputs. When OE

is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does

not affect the state of the ﬂip-ﬂops.

2. Features

I Wide operating voltage: 1.0 V to 5.5 V

I Optimized for low voltage applications: 1.0 V to 3.6 V

I Accepts TTL input levels between V_CC= 2.7 V and V_CC= 3.6 V

I Typical output ground bounce < 0.8 V at V_CC= 3.3 V and T_amb= 25 °C

I Typical HIGH-level output voltage (V_OH) undershoot: > 2 V at V_CC= 3.3 V and

T_amb= 25 °C

I ESD protection:

N HBM JESD22-A114E exceeds 2000 V

N MM JESD22-A115-A exceeds 200 V

I Common 3-state output enable input

I Multiple package options

I Speciﬁed from −40 °C to +85 °C and from −40 °C to +125 °C

3. Ordering information

Table 1.

Type number Package

Temperature range Name

Ordering information

Description

Version

74LV374N

74LV374D

−40 °C to +125 °C

DIP20

SO20

plastic dual in-line package; 20 leads (300 mil)

SOT146-1

plastic small outline package; 20 leads; body width 7.5 mm SOT163-1

74LV374DB −40 °C to +125 °C

SSOP20 plastic shrink small outline package; 20 leads;

body width 5.3 mm

SOT339-1

74LV374PW −40 °C to +125 °C

TSSOP20 plastic thin shrink small outline package; 20 leads;

body width 4.4 mm

SOT360-1

12 3 4 5 6 7...17

中文翻译

下载PDF

与74LV374N,112相关器件

型号	品牌	获取价格	描述	数据表
74LV374PW	ETC	获取价格	Octal D-Type Flip-Flop
74LV374PW,112	NXP	获取价格	74LV374 - Octal D-type flip-flop; positive edge-trigger; 3-state TSSOP2 20-Pin
74LV374PW-T	ETC	获取价格	Octal D-Type Flip-Flop
74LV377	NXP	获取价格	Octal D-type flip-flop with data enable; positive edge-trigger
74LV377D	NXP	获取价格	Octal D-type flip-flop with data enable; positive edge-trigger
74LV377D,112	NXP	获取价格	74LV377 - Octal D-type flip-flop with data enable; positive edge-trigger SOP 20-Pin
74LV377D,118	NXP	获取价格	74LV377 - Octal D-type flip-flop with data enable; positive edge-trigger SOP 20-Pin
74LV377DB	NXP	获取价格	Octal D-type flip-flop with data enable; positive edge-trigger
74LV377DB,118	NXP	获取价格	74LV377 - Octal D-type flip-flop with data enable; positive edge-trigger SSOP2 20-Pin
74LV377DB-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latc