74HCT4016U

更新时间： 2024-01-10 12:08:46

品牌	Logo	应用领域
恩智浦 - NXP		开关
页数	文件大小	规格书
14页	113K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74HCT4016U 数据手册

Philips Semiconductors

Product speciﬁcation

Quad bilateral switches

74HC/HCT4016

“4000B” series. They are specified in compliance with

JEDEC standard no. 7A.

FEATURES

• Low “ON” resistance:

The 74HC/HCT4016 have four independent analog

switches (transmission gates).

160 Ω (typ.) at V_CC= 4.5 V

120 Ω (typ.) at V_CC= 6.0 V

80 Ω (typ.) at V_CC= 9.0 V

Each switch has two input/output terminals (Y_n, Z_n) and an

active HIGH enable input (E_n). When E_nis connected to

V_CC, a low bidirectional path between Y_nand Z_nis

established (ON condition). When E_nis connected to

ground (GND), the switch is disabled and a high

impedance between Y_nand Z_nis established (OFF

condition).

• Individual switch controls

• Typical “break before make” built in

• Output capability: non-standard

• I_CCcategory: SSI

Current through a switch will not cause additional

GENERAL DESCRIPTION

_CCcurrent provided the voltage at the terminals of the

switch is maintained within the supply voltage range;

V_CC>> (V_Y, V_Z) >> GND. Inputs Y_nand Z_nare electrically

equivalent terminals.

The 74HC/HCT4016 are high-speed Si-gate CMOS

devices and are pin compatible with the “4016” of the

QUICK REFERENCE DATA

GND = 0 V; T_amb= 25 °C; t_r= t_f= 6 ns

TYPICAL

SYMBOL

PARAMETER

turn “ON” time E_nto V_OS

CONDITIONS

UNIT

HCT

t_PZH/ t_PZL

_PHZ/ t_PLZ

C_L= 15 pF; R_L= 1 kΩ;

V_CC= 5 V

turn “OFF” time E_nto V_OS

input capacitance

3.5

C_I

C_PD

C_S

power dissipation capacitance per switch

max. switch capacitance

notes 1 and 2

Notes

1. C_PDis used to determine the dynamic power dissipation (P_Din µW):

P_D= C_PD× V_CC²× f_i+ ∑ { (C_L+ C_S) × V_CC²× f_o} where:

f_i= input frequency in MHz

f_o= output frequency in MHz

∑ {(C_L+ C_S) × V_CC²× f_o} = sum of outputs

C_L= output load capacitance in pF

C_S= max. switch capacitance in pF

V_CC= supply voltage in V

2. For HC the condition is V_I= GND to V_CC

For HCT the condition is V_I= GND to V_CC− 1.5 V

ORDERING INFORMATION

See “74HC/HCT/HCU/HCMOS Logic Package Information”.

December 1990

123 4 5 6 7...14

下载PDF

与74HCT4016U相关器件

型号	品牌	描述	获取价格	数据表
74HCT4017	NXP	Johnson decade counter with 10 decoded outputs	获取价格
74HCT4017BQ	NXP	Johnson decade counter with 10 decoded outputs	获取价格
74HCT4017BQ	NEXPERIA	Johnson decade counter with 10 decoded outputsProduction	获取价格
74HCT4017BQ-G	NXP	暂无描述	获取价格
74HCT4017BQ-Q100	NEXPERIA	Johnson decade counter with 10 decoded outputs	获取价格
74HCT4017D	NXP	Johnson decade counter with 10 decoded outputs	获取价格