5秒后页面跳转
74HCT1G00GW PDF预览

74HCT1G00GW

更新时间: 2024-02-16 21:22:57
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
10页 202K
描述
2-input NAND gateProduction

74HCT1G00GW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SOIC
包装说明:PLASTIC, SC-88A, 5 PIN针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.06Is Samacsys:N
系列:HCTJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.002 A湿度敏感等级:1
功能数量:1输入次数:2
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP5/6,.08
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:27 ns
传播延迟(tpd):27 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74HCT1G00GW 数据手册

 浏览型号74HCT1G00GW的Datasheet PDF文件第2页浏览型号74HCT1G00GW的Datasheet PDF文件第3页浏览型号74HCT1G00GW的Datasheet PDF文件第4页浏览型号74HCT1G00GW的Datasheet PDF文件第6页浏览型号74HCT1G00GW的Datasheet PDF文件第7页浏览型号74HCT1G00GW的Datasheet PDF文件第8页 
Nexperia  
74HC1G00; 74HCT1G00  
2-input NAND gate  
11. Dynamic characteristics  
Table 8. Dynamic characteristics  
GND = 0 V; tr = tf ≤ 6.0 ns; All typical values are measured at Tamb = 25 °C. For test circuit, see Fig. 6  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
-40 °C to +125 °C Unit  
Min  
Typ  
Max  
Min  
Max  
74HC1G00  
tpd  
propagation delay A and B to Y; see Fig. 5  
VCC = 2.0 V; CL = 50 pF  
[1]  
-
-
-
-
-
25  
9
115  
23  
-
-
-
-
-
-
135  
27  
-
ns  
ns  
ns  
ns  
pF  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
7
VCC = 6.0 V; CL = 50 pF  
8
20  
-
23  
-
CPD  
power dissipation VI = GND to VCC  
capacitance  
[2]  
[1]  
19  
74HCT1G00  
tpd  
propagation delay A and B to Y; see Fig. 5  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
-
-
-
12  
10  
21  
24  
-
-
-
-
27  
-
ns  
ns  
pF  
CPD  
power dissipation VI = GND to VCC - 1.5 V  
capacitance  
[2]  
-
-
[1] tpd is the same as tPLH and tPHL  
.
[2] CPD is used to determine the dynamic power dissipation PD (μW).  
PD = CPD × VCC 2 × fi + Σ(CL × VCC 2 × fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz  
CL = output load capacitance in pF  
VCC = supply voltage in V  
Σ(CL × VCC 2 × fo) = sum of outputs  
11.1. Waveforms and test circuit  
V
A, B input  
Y output  
M
V
CC  
V
V
O
I
PULSE  
GENERATOR  
t
t
PHL  
PLH  
DUT  
C
L
R
T
V
M
mna101  
mna100  
Test data is given in Table 8.  
For 74HC1G00:  
CL = Load capacitance including jig and probe  
capacitance.  
VM = 0.5xVCC; VI = GND to VCC  
For 74HCT1G00:  
RT = Termination resistance should be equal to  
output impedance Zo of the pulse generator.  
VM = 1.3 V; VI = GND to 3.0 V  
Fig. 5. Input to output propagation delays  
Fig. 6. Test circuit for measuring switching times  
©
74HC_HCT1G00  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2022. All rights reserved  
Product data sheet  
Rev. 6 — 21 January 2022  
5 / 10  
 
 
 
 
 
 

与74HCT1G00GW相关器件

型号 品牌 描述 获取价格 数据表
74HCT1G00GW,115 NXP 74HC(T)1G00 - 2-input NAND gate TSSOP 5-Pin

获取价格

74HCT1G00GW,118 NXP 74HC(T)1G00 - 2-input NAND gate TSSOP 5-Pin

获取价格

74HCT1G00GW,165 NXP 74HC(T)1G00 - 2-input NAND gate TSSOP 5-Pin

获取价格

74HCT1G00GW/T1 ETC IC-SM-CMOS LOGIC

获取价格

74HCT1G00GW-G NXP IC HCT SERIES, 2-INPUT NAND GATE, PDSO5, PLASTIC, SC-88A, 5 PIN, Gate

获取价格

74HCT1G00GW-Q100 NEXPERIA 2-input NAND gate

获取价格