5秒后页面跳转
74HC7080D PDF预览

74HC7080D

更新时间: 2024-01-21 12:30:05
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
8页 52K
描述
IC HC/UH SERIES, 16-BIT PARITY GENERATOR/CHECKER, CONFIGURABLE OUTPUT, PDSO20, Arithmetic Circuit

74HC7080D 技术参数

生命周期:Lifetime Buy包装说明:SOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.75其他特性:ODD/EVEN PARITY GENERATOR
系列:HC/UHJESD-30 代码:R-PDSO-G20
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:PARITY GENERATOR/CHECKER位数:16
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:CONFIGURABLE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):84 ns
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:7.5 mm
Base Number Matches:1

74HC7080D 数据手册

 浏览型号74HC7080D的Datasheet PDF文件第1页浏览型号74HC7080D的Datasheet PDF文件第3页浏览型号74HC7080D的Datasheet PDF文件第4页浏览型号74HC7080D的Datasheet PDF文件第5页浏览型号74HC7080D的Datasheet PDF文件第6页浏览型号74HC7080D的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
16-bit even/odd parity  
generator/checker  
74HC/HCT7080  
The 74HC/HCT7080 are 16-bit parity generators or  
checkers commonly used to detect errors in high-speed  
data transmission or data retrieval systems.  
FEATURES  
Word-length easily expanded by cascading  
Generates either even or odd parity for 16-data bits  
Output capability: standard  
The even and odd parity output is available for generating  
or checking even/odd parity up to 16-bits.  
ICC category: MSI  
The even/odd parity output (E/O) is HIGH when an even  
number of data inputs (I0 to I15) are HIGH and the  
cascade/even-odd-changing input (X) is HIGH.  
GENERAL DESCRIPTION  
The 74HC/HCT7080 are high-speed Si-gate CMOS  
devices. They are specified in compliance with JEDEC  
standard no. 7A.  
Expansion to larger word sizes is accomplished by  
connecting the even/odd parity output (E/O) to the  
cascade/even-odd-changing input (X) of the final stage.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
HC  
HCT  
tPHL/ tPLH  
propagation delay  
CL = 15 pF; VCC = 5 V  
In to E/O  
29  
12  
3.5  
24  
32  
15  
3.5  
25  
ns  
ns  
pF  
pF  
X to E/O  
CI  
input capacitance  
CPD  
power dissipation capacitance per package  
notes 1 and 2  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL ×VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

与74HC7080D相关器件

型号 品牌 描述 获取价格 数据表
74HC7080DB NXP IC HC/UH SERIES, 16-BIT PARITY GENERATOR/CHECKER, CONFIGURABLE OUTPUT, PDSO20, Arithmetic

获取价格

74HC7080DB-T NXP IC HC/UH SERIES, 16-BIT PARITY GENERATOR/CHECKER, CONFIGURABLE OUTPUT, PDSO20, Arithmetic

获取价格

74HC7080D-T PHILIPS Parity Generator/Checker, CMOS, PDSO20,

获取价格

74HC7080N NXP IC HC/UH SERIES, 16-BIT PARITY GENERATOR/CHECKER, CONFIGURABLE OUTPUT, PDIP20, Arithmetic

获取价格

74HC7080NB NXP IC HC/UH SERIES, 16-BIT PARITY GENERATOR/CHECKER, CONFIGURABLE OUTPUT, PDIP20, Arithmetic

获取价格

74HC7080PW NXP IC HC/UH SERIES, 16-BIT PARITY GENERATOR/CHECKER, CONFIGURABLE OUTPUT, PDSO20, Arithmetic

获取价格