5秒后页面跳转
74HC670N,652 PDF预览

74HC670N,652

更新时间: 2024-02-29 03:20:51
品牌 Logo 应用领域
恩智浦 - NXP 静态存储器光电二极管
页数 文件大小 规格书
9页 77K
描述
4X4 STANDARD SRAM, 59ns, PDIP16

74HC670N,652 数据手册

 浏览型号74HC670N,652的Datasheet PDF文件第1页浏览型号74HC670N,652的Datasheet PDF文件第2页浏览型号74HC670N,652的Datasheet PDF文件第4页浏览型号74HC670N,652的Datasheet PDF文件第5页浏览型号74HC670N,652的Datasheet PDF文件第6页浏览型号74HC670N,652的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
4 x 4 register file; 3-state  
74HC/HCT670  
PIN DESCRIPTION  
PIN NO.  
SYMBOL  
NAME AND FUNCTION  
5, 4  
RA, RB  
GND  
read address inputs  
8
ground (0 V)  
10, 9, 7, 6  
11  
Q0 to Q3  
RE  
data outputs  
3-state output read enable input (active LOW)  
write enable input (active LOW)  
write address inputs  
data inputs  
12  
WE  
14, 13  
15, 1, 2, 3  
16  
WA, WB  
D0 to D3  
VCC  
positive supply voltage  
Fig.1 Pin configuration.  
Fig.2 Logic symbol.  
Fig.3 IEC logic symbol.  
Fig.4 Functional diagram.  
WRITE MODE SELECT TABLE  
INPUTS  
READ MODE SELECT TABLE  
OPERATING  
INPUTS  
OUTPUT  
Qn  
OPERATING  
MODE  
INTERNAL  
LATCHES(1)  
MODE  
WE Dn  
RE  
INTERNAL LATCHES(1)  
L
L
L
H
L
H
L
L
L
H
L
H
write data  
read  
data latched  
H
X
no change  
disabled  
H
X
Z
Note  
Notes  
1. The write address (WA and WB) to the  
“internal latches” must be stable while WE is  
LOW for conventional operation.  
1. The selection of the “internal latches” by read address  
(RA and RB) are not constrained by WE or RE operation.  
H = HIGH voltage level  
L = LOW voltage level  
X = don’t care  
Z = high impedance OFF-state  
December 1990  
3

与74HC670N,652相关器件

型号 品牌 描述 获取价格 数据表
74HC670NB NXP IC 4 X 4 STANDARD SRAM, 59 ns, PDIP16, Static RAM

获取价格

74HC670PW-T NXP IC 4 X 4 STANDARD SRAM, 59 ns, PDSO16, Static RAM

获取价格

74HC688 NXP 8-bit magnitude comparator

获取价格

74HC688 MOTOROLA 8-Bit Equality Comparator

获取价格

74HC688D NXP 8-bit magnitude comparator

获取价格

74HC688D NEXPERIA 8-bit magnitude comparatorProduction

获取价格