5秒后页面跳转
74HC563N PDF预览

74HC563N

更新时间: 2024-02-29 18:44:11
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 67K
描述
Octal D-type transparent latch; 3-state; inverting

74HC563N 技术参数

生命周期:Active包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.36其他特性:BROADSIDE VERSION OF 533
系列:HC/UHJESD-30 代码:R-PDSO-G20
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):44 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:4.4 mm
Base Number Matches:1

74HC563N 数据手册

 浏览型号74HC563N的Datasheet PDF文件第1页浏览型号74HC563N的Datasheet PDF文件第3页浏览型号74HC563N的Datasheet PDF文件第4页浏览型号74HC563N的Datasheet PDF文件第5页浏览型号74HC563N的Datasheet PDF文件第6页浏览型号74HC563N的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
Octal D-type transparent latch; 3-state;  
inverting  
74HC/HCT563  
TTL (LSTTL). They are specified in  
common to all latches.  
FEATURES  
compliance with JEDEC standard no.  
7A.  
When LE is HIGH, data at the Dn  
inputs enter the latches. In this  
condition the latches are transparent,  
i.e. a latch output will change state  
each time its corresponding D-input  
changes.  
3-state inverting outputs for bus  
oriented applications  
The 74HC/HCT563 are octal D-type  
transparent latches featuring  
separate D-type inputs for each latch  
and inverting 3-state outputs for bus  
oriented applications.  
A latch enable (LE) input and an  
output enable (OE) input are common  
to all latches.  
Inputs and outputs on opposite  
sides of package allowing easy  
interface with microprocessor  
Common 3-state output enable  
input  
When LE is LOW the latches store the  
information that was present at the  
D-inputs a set-up time preceding the  
HIGH-to-LOW transition of LE.  
Output capability: bus driver  
ICC category: MSI  
When OE is LOW, the contents of the  
8 latches are available at the outputs.  
When OE is HIGH, the outputs go to  
the high impedance OFF-state.  
Operation of the OE input does not  
affect the state of the latches.  
The “563” is functionally identical to  
the “573”, but has inverted outputs.  
GENERAL DESCRIPTION  
The “563” consists of eight D-type  
transparent latches with 3-state  
inverting outputs. The LE and OE are  
The 74HC/HCT563 are high-speed  
Si-gate CMOS devices and are pin  
compatible with low power Schottky  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
UNIT  
SYMBOL  
PARAMETER  
CONDITIONS  
HC  
HCT  
tPHL/ tPLH  
CI  
propagation delay Dn, LE to Qn  
input capacitance  
CL = 15 pF; VCC = 5 V  
notes 1 and 2  
14  
3.5  
19  
16  
3.5  
19  
ns  
pF  
pF  
CPD  
power dissipation capacitance per latch  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
2
PD = CPD × VCC2 × fi + ∑ (CL × VCC × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
for HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

与74HC563N相关器件

型号 品牌 描述 获取价格 数据表
74HC563NB NXP IC HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20, Bus Driver/Transceiver

获取价格

74HC563PW NXP Octal D-type transparent latch; 3-state; inverting

获取价格

74HC563PW-T NXP IC HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, Bus Driver/Transceiver

获取价格

74HC563U NXP IC HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, UUC, DIE, Bus Driver/Transceiver

获取价格

74HC564 NXP Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

获取价格

74HC564D NXP Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

获取价格