5秒后页面跳转
74HC573D,652 PDF预览

74HC573D,652

更新时间: 2024-11-19 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
21页 154K
描述
74HC(T)573 - Octal D-type transparent latch; 3-state SOP 20-Pin

74HC573D,652 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SOP包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:3.86
其他特性:BROADSIDE VERSION OF 373系列:HC/UH
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.006 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:BULK PACK峰值回流温度(摄氏度):260
电源:2/6 VProp。Delay @ Nom-Sup:45 ns
传播延迟(tpd):225 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

74HC573D,652 数据手册

 浏览型号74HC573D,652的Datasheet PDF文件第2页浏览型号74HC573D,652的Datasheet PDF文件第3页浏览型号74HC573D,652的Datasheet PDF文件第4页浏览型号74HC573D,652的Datasheet PDF文件第5页浏览型号74HC573D,652的Datasheet PDF文件第6页浏览型号74HC573D,652的Datasheet PDF文件第7页 
74HC573; 74HCT573  
Octal D-type transparent latch; 3-state  
Rev. 5 — 15 August 2012  
Product data sheet  
1. General description  
The 74HC573; 74HCT573 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
no. 7A.  
The 74HC573; 74HCT573 has octal D-type transparent latches featuring separate D-type  
inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable  
(LE) input and an output enable (OE) input are common to all latches.  
When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are  
transparent, i.e. a latch output changes state each time its corresponding D input  
changes.  
When LE is LOW the latches store the information that was present at the D-inputs a  
set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents  
of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the  
high-impedance OFF-state. Operation of the OE input does not affect the state of the  
latches.  
The 74HC573; 74HCT573 is functionally identical to:  
74HC563; 74HCT563, but inverted outputs  
74HC373; 74HCT373, but different pin arrangement  
2. Features and benefits  
Input levels:  
For 74HC573: CMOS level  
For 74HCT573: TTL level  
Inputs and outputs on opposite sides of package allowing easy interface with  
microprocessors  
Useful as input or output port for microprocessors and microcomputers  
3-state non-inverting outputs for bus-oriented applications  
Common 3-state output enable input  
Multiple package options  
ESD protection:  
HBM JESD22-A114F exceeds 2 000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from 40 C to +85 C and from 40 C to +125 C  
 
 

74HC573D,652 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC573ADTG ONSEMI

功能相似

Octal 3−State Noninverting Transparent Latch High−Performance Silicon−Ga
SN74HC573ADWR TI

功能相似

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与74HC573D,652相关器件

型号 品牌 获取价格 描述 数据表
74HC573D/T3 NXP

获取价格

IC HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC, MS-013, SOT-163-1, S
74HC573DB NXP

获取价格

Octal D-type transparent latch; 3-state
74HC573DB PHILIPS

获取价格

D Latch, 1-Func, 8-Bit, CMOS, PDSO20
74HC573DB,118 NXP

获取价格

74HC(T)573 - Octal D-type transparent latch; 3-state SSOP2 20-Pin
74HC573DB-Q100 NXP

获取价格

HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-
74HC573DB-T NXP

获取价格

暂无描述
74HC573D-Q100 NXP

获取价格

Octal D-type transparent latch; 3-state
74HC573D-Q100 NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74HC573D-T ETC

获取价格

8-Bit D-Type Latch
74HC573N NXP

获取价格

Octal D-type transparent latch; 3-state