5秒后页面跳转
74HC2G00DP-Q100 PDF预览

74HC2G00DP-Q100

更新时间: 2023-09-03 20:30:22
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
11页 202K
描述
Dual 2-input NAND gateProduction

74HC2G00DP-Q100 技术参数

生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:8
Reach Compliance Code:compliant风险等级:5.68
系列:HC/UHJESD-30 代码:S-PDSO-G8
长度:3 mm逻辑集成电路类型:NAND GATE
功能数量:2输入次数:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):110 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:3 mm
Base Number Matches:1

74HC2G00DP-Q100 数据手册

 浏览型号74HC2G00DP-Q100的Datasheet PDF文件第2页浏览型号74HC2G00DP-Q100的Datasheet PDF文件第3页浏览型号74HC2G00DP-Q100的Datasheet PDF文件第4页浏览型号74HC2G00DP-Q100的Datasheet PDF文件第5页浏览型号74HC2G00DP-Q100的Datasheet PDF文件第6页浏览型号74HC2G00DP-Q100的Datasheet PDF文件第7页 
74HC2G00-Q100;  
74HCT2G00-Q100  
Dual 2-input NAND gate  
Rev. 2 — 20 November 2018  
Product data sheet  
1. General description  
The 74HC2G00-Q100; 74HCT2G00-Q100 is a dual 2-input NAND gate. Inputs include clamp  
diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  
VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 2.0 V to 6.0 V  
Input levels:  
For 74HC2G00-Q100: CMOS level  
For 74HCT2G00-Q100: TTL level  
Symmetrical output impedance  
High noise immunity  
Low power dissipation  
Balanced propagation delays  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC2G00DP-Q100  
74HCT2G00DP-Q100  
74HC2G00DC-Q100  
74HCT2G00DC-Q100  
-40 °C to +125 °C  
TSSOP8  
plastic thin shrink small outline package;  
8 leads; body width 3 mm; lead length 0.5 mm  
SOT505-2  
-40 °C to +125 °C  
VSSOP8  
plastic very thin shrink small outline package;  
8 leads; body width 2.3 mm  
SOT765-1  
 
 
 

与74HC2G00DP-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC2G00DP-Q100,125 NXP

获取价格

NAND Gate, HC/UH Series, 2-Func, 2-Input, CMOS, PDSO8
74HC2G00GD NXP

获取价格

Dual 2-input NAND gate
74HC2G00GD,125 NXP

获取价格

74HC(T)2G00 - Dual 2-input NAND gate SON 8-Pin
74HC2G00GD-G NXP

获取价格

暂无描述
74HC2G02 NXP

获取价格

Dual 2-input NOR gate
74HC2G02DC NXP

获取价格

Dual 2-input NOR gate
74HC2G02DC NEXPERIA

获取价格

Dual 2-input NOR gateProduction
74HC2G02DC,125 NXP

获取价格

74HC(T)2G02 - Dual 2-input NOR gate SSOP 8-Pin
74HC2G02DC-Q100 NEXPERIA

获取价格

Dual 2-input NOR gate
74HC2G02DP NXP

获取价格

Dual 2-input NOR gate