5秒后页面跳转
74F538PC PDF预览

74F538PC

更新时间: 2024-09-28 22:13:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 解码器逻辑集成电路光电二极管输入元件驱动
页数 文件大小 规格书
7页 65K
描述
1-of-8 Decoder with 3-STATE Outputs

74F538PC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP20,.3
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.64其他特性:4 ENABLE INPUTS
系列:F/FAST输入调节:STANDARD
JESD-30 代码:R-PDIP-T20长度:26.075 mm
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.02 A
功能数量:1端子数量:20
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:CONFIGURABLE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):56 mA
Prop。Delay @ Nom-Sup:17 ns传播延迟(tpd):17 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

74F538PC 数据手册

 浏览型号74F538PC的Datasheet PDF文件第2页浏览型号74F538PC的Datasheet PDF文件第3页浏览型号74F538PC的Datasheet PDF文件第4页浏览型号74F538PC的Datasheet PDF文件第5页浏览型号74F538PC的Datasheet PDF文件第6页浏览型号74F538PC的Datasheet PDF文件第7页 
April 1988  
Revised August 1999  
74F538  
1-of-8 Decoder with 3-STATE Outputs  
General Description  
The 74F538 decoder/demultiplexer accepts three Address  
Features  
Output polarity control  
(A0–A2) input signals and decodes them to select one of  
Data demultiplexing capability  
Multiple enables for expansion  
3-STATE outputs  
eight mutually exclusive outputs. A polarity control input (P)  
determines whether the outputs are active LOW or active  
HIGH. A HIGH Signal on either of the active LOW Output  
Enable (OE) inputs forces all outputs to the high imped-  
ance state. Two active HIGH and two active LOW input  
enables are available for easy expansion to 1-of 32 decod-  
ing with four packages, or for data demultiplexing to 1-of-8  
or 1-of-16 destinations.  
Ordering Code:  
Order Number Package Number  
Package Description  
74F538SC  
74F538SJ  
74F538PC  
M20B  
M20D  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 1999 Fairchild Semiconductor Corporation  
DS009551  
www.fairchildsemi.com  

与74F538PC相关器件

型号 品牌 获取价格 描述 数据表
74F538PC_NL FAIRCHILD

获取价格

暂无描述
74F538PCQM FAIRCHILD

获取价格

Decoder/Driver, TTL, PDIP20,
74F538PCQR FAIRCHILD

获取价格

Decoder/Driver, F/FAST Series, Configurable Output, TTL, PDIP20, PLASTIC, DIP-20
74F538PCX FAIRCHILD

获取价格

Decoder/Driver, F/FAST Series, Configurable Output, TTL, PDIP20, 0.300 INCH, PLASTIC, MS-0
74F538QC FAIRCHILD

获取价格

Decoder/Driver, F/FAST Series, Configurable Output, TTL, PQCC20, PLASTIC, MO-047, CC-20
74F538QCQR FAIRCHILD

获取价格

Decoder/Driver, F/FAST Series, Configurable Output, TTL, PQCC20, PLASTIC, MO-047, CC-20
74F538SC FAIRCHILD

获取价格

1-of-8 Decoder with 3-STATE Outputs
74F538SCQR FAIRCHILD

获取价格

Decoder/Driver, F/FAST Series, Configurable Output, TTL, PDSO20, 0.150 INCH, SOIC-20
74F538SCQR TI

获取价格

F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, PDSO20, SOIC-20
74F538SCX FAIRCHILD

获取价格

Decoder/Driver, F/FAST Series, Configurable Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-