Datasheet > 74AUP1GU04GW

74AUP1GU04GW

更新时间： 2023-09-03 20:31:08

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
18页	276K
描述
Low-power unbuffered inverterProduction

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1GU04GW 数据手册

74AUP1GU04

Low-power unbuffered inverter

Rev. 8 — 2 November 2022

Product data sheet

1. General description

The 74AUP1GU04 is a single unbuffered inverter. Schmitt-trigger action at all inputs makes the

circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic

power consumption across the entire V_CCrange from 0.8 V to 3.6 V. This device is fully specified

for partial power down applications using I_OFF. The I_OFFcircuitry disables the output, preventing the

potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

High noise immunity

CMOS low power dissipation

Low static power consumption; I_CC= 0.9 μA (maximum)

Low noise overshoot and undershoot < 10% of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Latch-up performance exceeds 100 mA per JESD 78 Class II

Overvoltage tolerant inputs to 3.6 V

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114F Class 3A exceeds 5000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101E exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...18

下载PDF

与74AUP1GU04GW相关器件

型号	品牌	描述	获取价格	数据表
74AUP1GU04GW,125	NXP	74AUP1GU04 - Low-power unbuffered inverter TSSOP 5-Pin	获取价格
74AUP1GU04GX	NXP	Low-power unbuffered inverter	获取价格
74AUP1GU04GX	NEXPERIA	Low-power unbuffered inverterProduction	获取价格
74AUP1GU04GX,125	NXP	74AUP1GU04 - Low-power unbuffered inverter SON 5-Pin	获取价格
74AUP1T00	NEXPERIA	Low-power 2-input NAND gate with voltage-level translator	获取价格
74AUP1T00GW	NEXPERIA	Low-power 2-input NAND gate with voltage-level translator	获取价格