Datasheet > 74AUP1G17GS

74AUP1G17GS

更新时间： 2023-09-03 20:32:46

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
23页	321K
描述
Low-power Schmitt triggerProduction

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

74AUP1G17GS 数据手册

74AUP1G17

Low-power Schmitt trigger

Rev. 14 — 18 July 2023

Product data sheet

1. General description

The 74AUP1G17 is a single buffer with Schmitt-trigger input. This device ensures very low static

and dynamic power consumption across the entire V_CCrange from 0.8 V to 3.6 V. This device is

fully specified for partial power down applications using I_OFF. The I_OFFcircuitry disables the output,

preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

CMOS low power dissipation

High noise immunity

Overvoltage tolerant inputs to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Low static power consumption; I_CC= 0.9 μA (maximum)

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

•

Multiple package options

Specified from -40 ° C to +85 ° C and -40 ° C to +125 ° C

12 3 4 5 6 7...23

下载PDF

型号	品牌	描述	获取价格	数据表
74AUP1G17GV	NEXPERIA	Low-power Schmitt triggerProduction	获取价格
74AUP1G17GW	NXP	Low-power Schmitt-trigger buffer	获取价格
74AUP1G17GW	NEXPERIA	Low-power Schmitt triggerProduction	获取价格
74AUP1G17GW,125	NXP	74AUP1G17 - Low-power Schmitt trigger TSSOP 5-Pin	获取价格
74AUP1G17GW-Q100	NEXPERIA	Low-power Schmitt triggerProduction	获取价格
74AUP1G17GX	NEXPERIA	Low-power Schmitt triggerProduction	获取价格