5秒后页面跳转
74ACT11175 PDF预览

74ACT11175

更新时间: 2024-02-12 23:57:46
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
6页 88K
描述
QUADRUPLE D-TYPE FLIP-FLOP WITH CLEAR

74ACT11175 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:unknown
风险等级:5.82Is Samacsys:N
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:100000000 Hz最大I(ol):0.024 A
功能数量:4端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
认证状态:Not Qualified子类别:FF/Latches
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGEBase Number Matches:1

74ACT11175 数据手册

 浏览型号74ACT11175的Datasheet PDF文件第2页浏览型号74ACT11175的Datasheet PDF文件第3页浏览型号74ACT11175的Datasheet PDF文件第4页浏览型号74ACT11175的Datasheet PDF文件第5页浏览型号74ACT11175的Datasheet PDF文件第6页 
ꢀ ꢁꢂ ꢃ ꢄꢅꢅꢅꢀ ꢆ  
ꢇ ꢈꢂꢉꢊ ꢈꢋꢌ ꢍꢎ ꢉꢏꢄ ꢐꢋꢍ ꢎꢑ ꢌ ꢒꢋꢏ ꢑ ꢌ ꢓ ꢋꢎꢔ ꢒ ꢄ ꢕꢎ ꢃ ꢌꢍ ꢂꢊ  
SCAS089 − D3385, DECEMBER 1989 − REVISED APRIL 1993  
DW OR N PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Buffered Clock and Direct Clear Inputs  
Applications Include: Buffer/Storage  
Registers, Shift Registers, Pattern  
Generators  
1Q  
2Q  
1Q  
CLR  
1D  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
2Q  
Fully-Buffered Outputs for Maximum  
GND  
GND  
GND  
GND  
3Q  
2D  
Isolation From External Disturbances  
V
V
CC  
CC  
Flow-Through Architecture to Optimize  
PCB Layout  
3D  
4D  
Center-Pin V  
and GND Configurations  
Minimize High-Speed Switching Noise  
CC  
3Q  
4Q  
CLK  
4Q  
EPICt (Enhanced-Performance Implanted  
CMOS) 1-mm Process  
500-mA Typical Latch-Up Immunity at 125°C  
Package Options Include Plastic Small-  
Outline Packages and Standard Plastic  
300-mil DIPs  
description  
This device contains six D-type flip-flops and is positive-edge-triggered with a direct clear input. Information  
at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of  
the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition  
time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has  
no effect at the output.  
The 74AC11175 is characterized for operation from − 40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUTS  
CLR  
L
CLK  
X
D
X
H
L
Q
L
Q
H
L
H
H
L
H
H
H
L
X
Q
Q
0
0
EPIC is a trademark of Texas Instruments Incorporated.  
ꢄꢣ  
Copyright 1993, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77001  

与74ACT11175相关器件

型号 品牌 描述 获取价格 数据表
74ACT11175D TI IC,FLIP-FLOP,QUAD,D TYPE,ACT-CMOS,SOP,20PIN,PLASTIC

获取价格

74ACT11175D PHILIPS D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDSO20

获取价格

74ACT11175D YAGEO D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO

获取价格

74ACT11175D-T YAGEO D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO

获取价格

74ACT11175DW ROCHESTER D Flip-Flop,

获取价格

74ACT11175DW TI Quadruple D-Type Flip-Flops With Clear 20-SOIC -40 to 85

获取价格