5秒后页面跳转
74AC16373DL PDF预览

74AC16373DL

更新时间: 2024-02-20 05:12:29
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器输出元件
页数 文件大小 规格书
7页 135K
描述
16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

74AC16373DL 技术参数

生命周期:Obsolete包装说明:SSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.71系列:AC
JESD-30 代码:R-PDSO-G48长度:15.875 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
传播延迟(tpd):8 ns认证状态:Not Qualified
座面最大高度:2.8 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
宽度:7.5 mmBase Number Matches:1

74AC16373DL 数据手册

 浏览型号74AC16373DL的Datasheet PDF文件第1页浏览型号74AC16373DL的Datasheet PDF文件第2页浏览型号74AC16373DL的Datasheet PDF文件第3页浏览型号74AC16373DL的Datasheet PDF文件第4页浏览型号74AC16373DL的Datasheet PDF文件第5页浏览型号74AC16373DL的Datasheet PDF文件第7页 
54AC16373, 74AC16373  
16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCAS121B – MARCH 1990 – REVISED APRIL 1996  
PARAMETER MEASUREMENT INFORMATION  
2 × V  
CC  
Open  
GND  
TEST  
S1  
S1  
t
/t  
Open  
PLH PHL  
/t  
500 Ω  
From Output  
Under Test  
t
2 × V  
CC  
GND  
PLZ PZL  
/t  
t
PHZ PZH  
C
= 50 pF  
L
500 Ω  
(see Note A)  
LOAD CIRCUIT  
V
CC  
Timing Input  
(see Note B)  
50%  
0 V  
t
w
t
h
t
V
CC  
su  
V
CC  
Input  
50%  
50%  
50%  
50%  
Data Input  
0 V  
0 V  
VOLTAGE WAVEFORMS  
VOLTAGE WAVEFORMS  
Output  
Control  
(low-level  
enabling)  
V
V
CC  
CC  
Input  
50%  
50%  
50%  
50%  
0 V  
0 V  
t
PZL  
t
t
PHL  
PLH  
t
PLZ  
Output  
Waveform 1  
V
OH  
V
CC  
In-Phase  
Output  
50% V  
50% V  
CC  
50% V  
50% V  
CC  
V
CC  
20% V  
S1 at 2 × V  
(see Note B)  
CC  
CC  
CC  
V
V
OL  
OL  
t
PHZ  
t
PLH  
t
PHL  
t
PZH  
Output  
Waveform 2  
S1 at GND  
V
OH  
OH  
0 V  
Out-of-Phase  
Output  
80% V  
50% V  
50% V  
CC  
CC  
CC  
V
OL  
(see Note B)  
VOLTAGE WAVEFORMS  
includes probe and jig capacitance.  
VOLTAGE WAVEFORMS  
NOTES: A.  
C
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z = 50 , t = 3 ns, t = 3 ns.  
O
r
f
D. The outputs are measured one at a time with one input transition per measurement.  
Figure 1. Load Circuit and Voltage Waveforms  
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC16373DL相关器件

型号 品牌 描述 获取价格 数据表
74AC16373DLG4 TI 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

74AC16373DLR TI 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

74AC16373DLRG4 TI 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

74AC16373DL-T NXP IC AC SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, Bus Driver/Transceiver

获取价格

74AC16374 TI 6-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格

74AC16374DGG ETC 16-Bit D-Type Flip-Flop

获取价格