5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74ABT2952CMSA
74ABT2952CMSA PDF预览

74ABT2952CMSA

更新时间： 2024-02-10 05:53:52
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
8页 96K
描述
Octal Registered Transceiver

阅读下载

获取价格

74ABT2952CMSA 技术参数

是否Rohs认证： 符合生命周期：Obsolete
包装说明：TSSOP,Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.69
Is Samacsys：N其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
系列：ABTJESD-30 代码：R-PDSO-G24
长度：7.8 mm逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
位数：8功能数量：1
端口数量：2端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260传播延迟（tpd）：8.2 ns
认证状态：Not Qualified座面最大高度：1.1 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：4.4 mmBase Number Matches：1

74ABT2952CMSA 数据手册

 浏览型号74ABT2952CMSA的Datasheet PDF文件第2页浏览型号74ABT2952CMSA的Datasheet PDF文件第3页浏览型号74ABT2952CMSA的Datasheet PDF文件第4页浏览型号74ABT2952CMSA的Datasheet PDF文件第6页浏览型号74ABT2952CMSA的Datasheet PDF文件第7页浏览型号74ABT2952CMSA的Datasheet PDF文件第8页 
Extended AC Electrical Characteristics  
(SOIC Package)  
T
A = −40°C to +85°C  
CC = 4.5V to 5.5V  
L = 50 pF  
T
A = −40°C to +85°C  
T
A = −40°C to +85°C  
CC = 4.5V to 5.5V  
L = 250 pF  
V
V
CC = 4.5V to 5.5V  
V
C
C
L = 250 pF  
C
Symbol  
Parameter  
Units  
8 Outputs Switching  
(Note 8)  
(Note 9)  
8 Outputs Switching  
(Note 10)  
Min  
1.5  
1.5  
1.5  
1.5  
Max  
6.0  
6.0  
6.0  
6.0  
Min  
2.0  
2.0  
2.0  
2.0  
Max  
Min  
2.5  
2.5  
2.5  
2.5  
Max  
10.5  
10.5  
11.5  
11.5  
tPLH  
Propagation Delay  
8.0  
8.0  
8.0  
8.0  
ns  
ns  
ns  
tPHL  
tPZH  
tPZL  
CPA or CPB to An or Bn  
Output Enable Time  
OEA or OEB to An or Bn  
Output Disable Time  
OEA or OEB to An or Bn  
tPHZ  
tPZL  
1.5  
1.5  
6.0  
6.0  
(Note 11)  
(Note 11)  
Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase  
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).  
Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load  
capacitors in the standard AC load. This specification pertains to single output switching only.  
Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase  
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.  
Note 11: The 3-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.  
Skew  
(SOIC Package)  
T
A = −40°C to +85°C  
CC = 4.5V–5.5V  
L = 50 pF  
T
A = −40°C to +85°C  
CC = 4.5V–5.5V  
L = 250 pF  
V
V
C
C
Symbol  
Parameter  
Units  
8 Outputs Switching  
(Note 12)  
8 Outputs Switching  
(Note 13)  
Max  
Max  
tOSHL  
Pin to Pin Skew  
HL Transitions  
Pin to Pin Skew  
LH Transitions  
Duty Cycle  
1.0  
1.0  
2.0  
2.1  
2.5  
1.5  
2.0  
4.5  
4.5  
5.0  
ns  
ns  
ns  
ns  
ns  
(Note 14)  
tOSLH  
(Note 14)  
tPS  
(Note 15)  
tOST  
LH–HL Skew  
Pin to Pin Skew  
(Note 14)  
tPV  
LH/HL Transitions  
Device to Device Skew  
LH/HL Transitions  
(Note 16)  
Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase  
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).  
Note 13: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load  
capacitors in the standard AC load.  
Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.  
The specification applies to any outputs switching HIGH-to-LOW (tOSHL), LOW to HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-to-  
LOW (tOST). This specification is guaranteed but not tested.  
Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all  
the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.  
Note 16: Propagation delay variation for a given set of conditions (i.e., temperature and VCC) from device to device. This specification is guaranteed but not  
tested.  
Capacitance  
Conditions  
Symbol  
Parameter  
Typ  
Units  
T
A = 25°C  
CIN  
CI/O (Note 17)  
Input Capacitance  
Output Capacitance  
5
pF  
pF  
V
V
CC = 0V (Non I/O Pins)  
CC = 5.0V (An, Bn)  
11  
Note 17: CI/O is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.  
5
www.fairchildsemi.com  
12345678

下载PDF

与74ABT2952CMSA相关器件

型号 品牌 描述 获取价格 数据表
74ABT2952CMSAX FAIRCHILD Single 8-bit Bus Transceiver

获取价格
74ABT2952CMTC FAIRCHILD Octal Registered Transceiver

获取价格
74ABT2952CMTCX FAIRCHILD Single 8-bit Bus Transceiver

获取价格
74ABT2952CSC FAIRCHILD Octal Registered Transceiver

获取价格
74ABT2952CSCX FAIRCHILD Single 8-bit Bus Transceiver

获取价格
74ABT2952D NXP Octal registered transceiver 3-State

获取价格

与74ABT2952CMSA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证