5秒后页面跳转
74HC02 PDF预览

74HC02

更新时间: 2024-01-17 18:57:46
品牌 Logo 应用领域
安森美 - ONSEMI
页数 文件大小 规格书
7页 121K
描述
Quad 2−Input NOR Gate High−Performance Silicon−Gate CMOS

74HC02 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP14,.3Reach Compliance Code:unknown
风险等级:5.92JESD-30 代码:R-PDIP-T14
JESD-609代码:e0负载电容(CL):50 pF
逻辑集成电路类型:NOR GATE最大I(ol):0.004 A
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:2/6 VProp。Delay @ Nom-Sup:23 ns
施密特触发器:NO子类别:Gates
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUALBase Number Matches:1

74HC02 数据手册

 浏览型号74HC02的Datasheet PDF文件第2页浏览型号74HC02的Datasheet PDF文件第3页浏览型号74HC02的Datasheet PDF文件第4页浏览型号74HC02的Datasheet PDF文件第5页浏览型号74HC02的Datasheet PDF文件第6页浏览型号74HC02的Datasheet PDF文件第7页 
74HC02  
Quad 2−Input NOR Gate  
HighPerformance SiliconGate CMOS  
The 74HC02 is identical in pinout to the LS02. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they  
are compatible with LSTTL outputs.  
http://onsemi.com  
Features  
MARKING  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
DIAGRAMS  
14  
SOIC14  
D SUFFIX  
CASE 751A  
HC02G  
AWLYWW  
Low Input Current: 1.0 mA  
14  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
1
ESD Performance: HBM > 2000 V; Machine Model > 200 V  
Chip Complexity: 40 FETs or 10 Equivalent Gates  
These are PbFree Devices  
14  
TSSOP14  
DT SUFFIX  
CASE 948G  
HC  
02  
14  
ALYW G  
1
G
LOGIC DIAGRAM  
1
2
A1  
1
Y1  
3
B1  
5
HC02  
A
= Device Code  
= Assembly Location  
WL or L = Wafer Lot  
= Year  
WW or W = Work Week  
A2  
4
Y2  
Y
6
B2  
Y = A + B  
G or G  
= PbFree Package  
8
A3  
10  
(Note: Microdot may be in either location)  
Y3  
9
B3  
11  
A4  
13  
FUNCTION TABLE  
Y4  
12  
B4  
Inputs  
Output  
Y
PIN 14 = V  
CC  
PIN 7 = GND  
A
B
L
L
H
H
L
H
L
H
L
L
L
PIN ASSIGNMENT  
Y1  
A1  
1
2
14  
V
CC  
H
13 Y4  
B1  
Y2  
3
4
12  
B4  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
11 A4  
10 Y3  
A2  
B2  
5
6
7
9
8
B3  
A3  
GND  
©
Semiconductor Components Industries, LLC, 2007  
1
Publication Order Number:  
March, 2007 Rev. 1  
74HC02/D  

与74HC02相关器件

型号 品牌 描述 获取价格 数据表
74HC02BQ NXP Quad 2-input NOR gate

获取价格

74HC02BQ NEXPERIA Quad 2-input NOR gateProduction

获取价格

74HC02BQ-Q100 NXP HC/UH SERIES, QUAD 2-INPUT NOR GATE, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-241,

获取价格

74HC02BQ-Q100 NEXPERIA Quad 2-input NOR gate

获取价格

74HC02BZ NEXPERIA Quad 2-input NOR gateProduction

获取价格

74HC02D NXP Quad 2-input NOR gate

获取价格