5秒后页面跳转
73K324BL PDF预览

73K324BL

更新时间: 2024-02-01 00:11:42
品牌 Logo 应用领域
TERIDIAN 调制解调器
页数 文件大小 规格书
34页 205K
描述
Single-Chip Modem w/ Integrated Hybrid

73K324BL 技术参数

生命周期:Transferred包装说明:,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.04其他特性:FULL DUPLEX
数据速率:2.4 MbpsJESD-30 代码:R-PDIP-T22
功能数量:1端子数量:22
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装形状:RECTANGULAR
封装形式:IN-LINE认证状态:Not Qualified
最大压摆率:25 mA标称供电电压:5 V
表面贴装:NO电信集成电路类型:MODEM
温度等级:INDUSTRIAL端子形式:THROUGH-HOLE
端子位置:DUALBase Number Matches:1

73K324BL 数据手册

 浏览型号73K324BL的Datasheet PDF文件第1页浏览型号73K324BL的Datasheet PDF文件第2页浏览型号73K324BL的Datasheet PDF文件第3页浏览型号73K324BL的Datasheet PDF文件第5页浏览型号73K324BL的Datasheet PDF文件第6页浏览型号73K324BL的Datasheet PDF文件第7页 
73K324BL  
CCITT V.22bis,V.23,V.22,V.21, Bell 212A  
Single-Chip Modem w/ Integrated Hybrid  
DATA SHEET  
SERIAL CONTROL INTERFACE MODE  
FUNCTIONAL DESCRIPTION (continued)  
The serial Command mode allows access to the  
73K324BL control and status registers via a serial  
control port. In this mode the AD0, AD1, and AD2  
lines provide register addresses for data passed  
through the AD7 (DATA) pin under control of the RD  
and WR lines. A read operation is initiated when the  
RD line is taken low. The next eight cycles of EXCLK  
will then transfer out eight bits of the selected address  
location LSB first. A write takes place by shifting in  
eight bits of data LSB first for eight consecutive  
cycles of EXCLK. WR is then pulsed low and data  
transfer into the selected register occurs on the rising  
edge of WR.  
The synch/asynch converter also has an extended  
Overspeed mode, which allows selection of an output  
overspeed range of either +1% or +2.3%. In the  
extended overspeed mode, stop bits are output at 7/8  
rising edge of TXCLK the normal width.  
Both the synch/asynch rate converter and the data  
descrambler are automatically bypassed in the FSK  
modes.  
SYNCHRONOUS MODE  
Synchronous operation is possible only in the QAM or  
DPSK modes. Operation is similar to that of the  
asynchronous mode except that data must be  
synchronized to a provided clock and no variation in  
data transfer rate is allowable. Serial input data  
appearing at TXD must be valid on the rising edge of  
TXCLK.  
DTMF GENERATOR  
The DTMF generator controls the sending of the  
sixteen standard DTMF tone pairs. The tone pair sent  
is determined by selecting transmit DTMF (bit D4)  
and the 4 DTMF bits (D0-D3) of the Tone Register.  
Transmission of DTMF tones from TXA is gated by  
the transmit enable bit of CR0 (bit D1) as with all  
other analog signals.  
TXCLK is an internally derived 1200 or 2400 Hz  
signal in internal mode and is connected internally to  
the RXCLK pin in slave mode. Receive data at the  
RXD pin is clocked out on the falling edge of RXCLK.  
The asynch/synch converter is bypassed when  
synchronous mode is selected and data is transmitted  
at the same rate as it is input.  
PARALLEL BUS CONTROL INTERFACE MODE  
Eight 8-bit registers are provided for control, option  
select, and status monitoring. These registers are  
addressed with the AD0, AD1, and AD2 multiplexed  
address lines (latched by ALE) and appear to a  
control microprocessor as seven consecutive memory  
locations. Six control registers are read/write memory.  
The detect and ID registers are read only and cannot  
be modified except by modem response to monitored  
parameters.  
Page: 4 of 34  
© 2005, 2008 TERIDIAN Semiconductor Corporation  
Rev 6.1  

与73K324BL相关器件

型号 品牌 描述 获取价格 数据表
73K324BL-IGT ETC Single-Chip Modem w/Integrated Hybrid

获取价格

73K324BL-IH TERIDIAN Modem, 2.4kbps Data, CMOS, PQCC32, PLASTIC, LCC-32

获取价格

73K324BL-IH/F TERIDIAN Single-Chip Modem w/ Integrated Hybrid

获取价格

73K324BL-IHR/F TERIDIAN Single-Chip Modem w/ Integrated Hybrid

获取价格

73K324L TDK V.22, V.21, Bell 212A, Bell 103 Single-Chip Modem with Integrated Hybrid

获取价格

73K324L TERIDIAN Single-Chip Modem

获取价格