5秒后页面跳转
72V3670L15PFGI PDF预览

72V3670L15PFGI

更新时间: 2024-02-28 09:29:55
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
46页 377K
描述
FIFO, 8KX36, 10ns, Synchronous, CMOS, PQFP128, GREEN, PLASTIC, TQFP-128

72V3670L15PFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LFQFP, QFP128,.63X.87,20针数:128
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.25
最长访问时间:10 ns其他特性:RETRANSMIT; AUTO POWER DOWN; ASYNCHRONOUS MODE IS ALSO POSSIBLE
最大时钟频率 (fCLK):66.7 MHz周期时间:15 ns
JESD-30 代码:R-PQFP-G128JESD-609代码:e3
长度:20 mm内存密度:294912 bit
内存集成电路类型:OTHER FIFO内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:128字数:8192 words
字数代码:8000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:8KX36可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP128,.63X.87,20封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE, FINE PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.015 A子类别:FIFOs
最大压摆率:0.04 mA最大供电电压 (Vsup):3.45 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:14 mmBase Number Matches:1

72V3670L15PFGI 数据手册

 浏览型号72V3670L15PFGI的Datasheet PDF文件第2页浏览型号72V3670L15PFGI的Datasheet PDF文件第3页浏览型号72V3670L15PFGI的Datasheet PDF文件第4页浏览型号72V3670L15PFGI的Datasheet PDF文件第5页浏览型号72V3670L15PFGI的Datasheet PDF文件第6页浏览型号72V3670L15PFGI的Datasheet PDF文件第7页 
3.3VHIGH-DENSITYSUPERSYNCII36-BITFIFO  
1,024 x 36, 2,048 x 36  
4,096 x 36, 8,192 x 36  
16,384 x 36, 32,768 x 36  
IDT72V3640,IDT72V3650  
IDT72V3660,IDT72V3670  
IDT72V3680,IDT72V3690  
Zero latency retransmit  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
FEATURES:  
Choose among the following memory organizations:Commercial  
IDT72V3640  
IDT72V3650  
IDT72V3660  
IDT72V3670  
IDT72V3680  
IDT72V3690  
1,024 x 36  
2,048 x 36  
4,096 x 36  
8,192 x 36  
16,384 x 36  
32,768 x 36  
Partial Reset clears data, but retains programmable settings  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of eight preselected offsets  
Selectable synchronous/asynchronous timing modes for Almost-  
Empty and Almost-Full flags  
Program programmable flags by either serial or parallel means  
Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
JTAG port, provided for Boundary Scan function (PBGA Only)  
Independent Read and Write Clocks (permit reading and writing  
simultaneously)  
Availableina128-pinThinQuadFlatPack(TQFP)ora144-pinPlastic  
Ball Grid Array (PBGA) (with additional features)  
High-performance submicron CMOS technology  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
Up to 166 MHz Operation of the Clocks  
UserselectableAsynchronous readand/orwriteports (PBGAOnly)  
User selectable input and output port bus-sizing  
- x36 in to x36 out  
- x36 in to x18 out  
- x36 in to x9 out  
- x18 in to x36 out  
- x9 in to x36 out  
Pin to Pin compatible to the higher density of IDT72V36100 and  
IDT72V36110  
Big-Endian/Little-Endian user selectable byte representation  
5V input tolerant  
Fixed, low first word latency  
FUNCTIONALBLOCKDIAGRAM  
*Available on the PBGA package only.  
D0 -Dn (x36, x18 or x9)  
LD SEN  
WEN  
WCLK/WR  
*
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
HF  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
ASYW  
*
FWFT/SI  
PFM  
RAM ARRAY  
FSEL0  
FSEL1  
1,024 x 36, 2,048 x 36  
4,096 x 36, 8,192 x 36  
16,384 x 36, 32,768 x 36  
WRITE POINTER  
READ POINTER  
BE  
CONTROL  
LOGIC  
IP  
RT  
READ  
CONTROL  
LOGIC  
RM  
ASYR  
BM  
IW  
OW  
OUTPUT REGISTER  
BUS  
*
CONFIGURATION  
MRS  
PRS  
RESET  
LOGIC  
RCLK/RD  
*
REN  
TCK  
*
*
TRST  
JTAG CONTROL  
(BOUNDARY SCAN)  
*
TMS  
TDI  
TDO  
4667 drw01  
*
Q0 -Qn (x36, x18 or x9)  
OE  
*
*
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.TheSuperSyncIIFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
OCTOBER 22, 2008  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
©
2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4667/16  

与72V3670L15PFGI相关器件

型号 品牌 获取价格 描述 数据表
72V3670L15PFGI8 IDT

获取价格

FIFO, 8KX36, 10ns, Synchronous, CMOS, PQFP128, GREEN, PLASTIC, TQFP-128
72V3670L7-5PFGI IDT

获取价格

FIFO, 8KX36, 5ns, Synchronous, CMOS, PQFP128, GREEN, PLASTIC, TQFP-128
72V3670L7-5PFGI8 IDT

获取价格

FIFO, 8KX36, 5ns, Synchronous, CMOS, PQFP128, GREEN, PLASTIC, TQFP-128
72V3672 RENESAS

获取价格

8K x 36 x 2 SyncBiFIFO, 3.3V
72V3672L10PF IDT

获取价格

TQFP-120, Tray
72V3672L10PFG IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
72V3672L10PFG8 IDT

获取价格

3.3 VOLT CMOS SyncBiFIFOTM
72V3672L10PQF IDT

获取价格

PQFP-132, Tray
72V3672L10PQFG IDT

获取价格

Bi-Directional FIFO, 8KX36, 6.5ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132
72V3672L15PF IDT

获取价格

TQFP-120, Tray