5秒后页面跳转
71V416YL15BEG1 PDF预览

71V416YL15BEG1

更新时间: 2024-01-29 06:31:32
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
9页 137K
描述
Standard SRAM, 256KX16, 15ns, CMOS, PBGA48

71V416YL15BEG1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:SOJ, SOJ44,.44
Reach Compliance Code:compliant风险等级:5.84
Base Number Matches:1

71V416YL15BEG1 数据手册

 浏览型号71V416YL15BEG1的Datasheet PDF文件第2页浏览型号71V416YL15BEG1的Datasheet PDF文件第3页浏览型号71V416YL15BEG1的Datasheet PDF文件第4页浏览型号71V416YL15BEG1的Datasheet PDF文件第6页浏览型号71V416YL15BEG1的Datasheet PDF文件第7页浏览型号71V416YL15BEG1的Datasheet PDF文件第8页 
IDT71V416YS, IDT71V416YL 3.3V CMOS Static RAM  
for Automotive Applications 4 Meg (256K x 16-Bit)  
Automotive Temperature Ranges  
AC Electrical Characteristics  
(VDD = Min. to Max., Automotive Temperature Ranges)  
71V416S/L12  
71V416S/L15  
71V416S/L20  
Symbol  
Parameter  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Unit  
READ CYCLE  
____  
____  
____  
tRC  
Read Cycle Time  
12  
15  
20  
ns  
ns  
ns  
ns  
____  
____  
____  
tAA  
tACS  
Address Access Time  
12  
15  
20  
____  
____  
____  
Chip Select Access Time  
Chip Select Low to Output in Low-Z  
12  
15  
20  
____  
____  
____  
(1,2)  
4
4
4
tCLZ  
____  
____  
____  
(1,2)  
Chip Select High to Output in High-Z  
Output Enable Low to Output Valid  
Output Enable Low to Output in Low-Z  
6
7
8
ns  
ns  
ns  
tCHZ  
____  
____  
____  
tOE  
6
7
8
____  
____  
____  
(1,2)  
0
0
0
tOLZ  
____  
____  
____  
(1,2)  
Output Enable High to Output in High-Z  
Output Hold from Address Change  
Byte Enable Low to Output Valid  
Byte Enable Low to Output in Low-Z  
6
7
8
ns  
ns  
ns  
ns  
tOHZ  
tOH  
tBE  
4
4
4
____  
6
7
8
____  
____  
____  
(1,2)  
0
0
0
tBLZ  
____  
____  
____  
(1,2)  
Byte Enable High to Output in High-Z  
Chip Select Low to Power Up  
6
7
8
ns  
ns  
ns  
tBHZ  
____  
____  
____  
(3)  
0
0
0
tPU  
____  
____  
____  
(3)  
Chip Select High to Power Down  
12  
15  
20  
tPD  
WRITE CYCLE  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
____  
tWC  
tAW  
tCW  
tBW  
tAS  
Write Cycle Time  
12  
8
8
8
0
0
8
6
0
15  
10  
10  
10  
0
20  
10  
10  
10  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Address Valid to End of Write  
Chip Select Low to End of Write  
Byte Enable Low to End of Write  
Address Set-up Time  
tWR  
tWP  
tDW  
tDH  
Address Hold from End of Write  
Write Pulse Width  
0
0
10  
7
10  
8
Data Valid to End of Write  
Data Hold Time  
0
0
____  
____  
____  
(1,2)  
Write Enable High to Output in Low-Z  
3
3
3
tOW  
____  
____  
____  
(1,2)  
Write Enable Low to Output in High-Z  
7
7
8
ns  
tWHZ  
6817 tbl 10  
NOTES:  
1. At any given temperature and voltage condition, tCHZ is less than tCLZ, tOHZ is less than tOLZ, and tWHZ is less than tOW for any given device.  
2. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.  
3. This parameter is guaranteed by design and not production tested.  
Timing Waveform of Read Cycle No. 1(1,2,3)  
t
RC  
ADDRESS  
t
AA  
t
OH  
t
OH  
DATAO U T VALID  
6 81 7 d 06  
DATAOUT  
NOTES:  
PREVIOUS DATAOUT VALID  
1. WE is HIGH for Read Cycle.  
2. Device is continuously selected, CS is LOW.  
3. OE, BHE, and BLE are LOW.  
6.42  
5

与71V416YL15BEG1相关器件

型号 品牌 描述 获取价格 数据表
71V416YL15BEG2 IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48

获取价格

71V416YL15BEG4 IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48

获取价格

71V416YL15BEGI IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48, 9 X 9 MM, ROHS COMPLIANT, BGA-48

获取价格

71V416YL15BEI IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48, 9 X 9 MM, BGA-48

获取价格

71V416YL15PHG IDT Standard SRAM, 256KX16, 15ns, CMOS, PDSO44, 0.400 INCH, ROHS COMPLIANT, TSOP2-44

获取价格

71V416YL15PHGI IDT Standard SRAM, 256KX16, 15ns, CMOS, PDSO44, 0.400 INCH, ROHS COMPLIANT, TSOP2-44

获取价格