Datasheet > 71V2546SA100BGG

71V2546SA100BGG

更新时间： 2024-02-29 01:40:45

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
25页	220K
描述
SRAM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

71V2546SA100BGG 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	,	Reach Compliance Code：	compliant
风险等级：	5.84	JESD-609代码：	e1
湿度敏感等级：	3	端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)
Base Number Matches：	1

71V2546SA100BGG 数据手册

IDT71V2546S/XS

IDT71V2548S/XS

IDT71V2546SA/XSA

IDT71V2548SA/XSA

128K x 36, 256K x 18

3.3V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

Features

AddressandcontrolsignalsareappliedtotheSRAMduringoneclock

cycle,andtwocycles latertheassociateddatacycleoccurs,beitread

or write.

◆

128K x 36, 256K x 18 memory configurations

◆

Supports high performance system speed - 150 MHz

(3.8 ns Clock-to-Data Access)

The IDT71V2546/48 contain data I/O, address and control signal

registers.Outputenableistheonlyasynchronoussignalandcanbeused

todisabletheoutputsatanygiventime.

AClockEnable(CEN)pinallowsoperationoftheIDT71V2546/48to

besuspendedaslongasnecessary.Allsynchronousinputsareignored

when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious

values.

◆

ZBT^TMFeature - No dead cycles between write and read

cycles

◆

Internally synchronized output buffer enable eliminates the

need to control OE

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

◆

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)

Optional Boundary Scan JTAG Interface (IEEE1149.1

Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser

to deselect the device when desired. If any one of these three are not

assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.

However,anypendingdatatransfers(readsorwrites)willbecompleted.

Thedatabuswilltri-statetwocyclesafterchipisdeselectedorawriteis

initiated.

◆

complaint)

TheIDT71V2546/48hasanon-chipburstcounter.Intheburstmode,

theIDT71V2546/48canprovidefourcyclesofdataforasingleaddress

presentedtotheSRAM.Theorderoftheburstsequenceisdefinedbythe

LBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2546/48 SRAMs utilize IDT's latest high-performance

CMOSprocessandarepackagedinaJEDECstandard14mmx20mm

100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray

(BGA) and 165 fine pitch ball grid array (fBGA).

◆

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array

Description

TheIDT71V2546/48 are3.3Vhigh-speed4,718,592-bit(4.5Mega-

bit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbuscycles

when turning the bus around between reads and writes, or writes and

reads. Thus, they have been given the name ZBT , or Zero Bus

Turnaround.

PinDescriptionSummary

A0-A17

Address Inputs

Input

Output

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

CE , CE

, CE

Output Enable

R/W

Read/Write Signal

Clock Enable

CEN

Individual Byte Write Selects

Clock

, BW

CLK

ADV/LD

LBO

TMS

TDI

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Synchronous

Static

Synchronous

N/A

TCK

TDO

TRST

Test Clock

Test Data Output

Synchronous

Asynchronous

Synchronous

Static

JTAG Reset (Optional)

Sleep Mode

I/O

-I/O31, I/OP1-I/OP4

DD, VDDQ

Data Input / Output

Core Power, I/O Power

Ground

Supply

Static

5294 tbl 01

MAY 2010

DSC-5294/06

12 3 4 5 6 7...25

中文翻译

下载PDF

与71V2546SA100BGG相关器件

型号	品牌	获取价格	描述	数据表
71V2546SA100BGGI	IDT	获取价格	ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2546SA100BGI	IDT	获取价格	ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2546SA100BGI8	IDT	获取价格	ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2546SA100BQGI	IDT	获取价格	SRAM
71V2546SA133BG8	IDT	获取价格	ZBT SRAM, 128KX36, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2546SA133BGGI	IDT	获取价格	SRAM
71V2546SA133BGI8	IDT	获取价格	ZBT SRAM, 128KX36, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2546SA150BG8	IDT	获取价格	ZBT SRAM, 128KX36, 3.8ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
71V2546SA150BGG	IDT	获取价格	SRAM
71V2546XS100BGG	IDT	获取价格	3.3V Synchronous ZBT SRAM

与71V2546SA100BGG相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

2
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

3
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

5
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

3

产品中心

服务支持

精选活动

关于我们

帮助中心

71V2546SA100BGG

71V2546SA100BGG 技术参数

71V2546SA100BGG 数据手册

与71V2546SA100BGG相关器件

与71V2546SA100BGG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

71V2546SA100BGG

71V2546SA100BGG 技术参数

71V2546SA100BGG 数据手册

与71V2546SA100BGG相关器件

与71V2546SA100BGG相关文章

您还可以找

您在本页遇到什么问题？