5秒后页面跳转
7142LA100L48BG PDF预览

7142LA100L48BG

更新时间: 2024-09-29 14:51:03
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
16页 255K
描述
Dual-Port SRAM, 2KX8, 100ns, CMOS, CQCC48, 0.570 X 0.570 INCH, 0.680 INCH HEIGHT, LCC-48

7142LA100L48BG 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:LCC
包装说明:QCCN,针数:48
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.32.00.41风险等级:5.06
Is Samacsys:N最长访问时间:100 ns
其他特性:AUTOMATIC POWER-DOWN; BATTERY BACKUPJESD-30 代码:S-CQCC-N48
JESD-609代码:e3长度:14.3002 mm
内存密度:16384 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:8功能数量:1
端子数量:48字数:2048 words
字数代码:2000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:2KX8封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装形状:SQUARE
封装形式:CHIP CARRIER并行/串行:PARALLEL
峰值回流温度(摄氏度):260认证状态:Not Qualified
筛选级别:MIL-PRF-38535座面最大高度:3.048 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:MATTE TIN端子形式:NO LEAD
端子节距:1.016 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14.3002 mm
Base Number Matches:1

7142LA100L48BG 数据手册

 浏览型号7142LA100L48BG的Datasheet PDF文件第2页浏览型号7142LA100L48BG的Datasheet PDF文件第3页浏览型号7142LA100L48BG的Datasheet PDF文件第4页浏览型号7142LA100L48BG的Datasheet PDF文件第5页浏览型号7142LA100L48BG的Datasheet PDF文件第6页浏览型号7142LA100L48BG的Datasheet PDF文件第7页 
IDT7132SA/LA  
IDT7142SA/LA  
HIGH SPEED  
2K x 8 DUAL PORT  
STATIC RAM  
MASTERIDT7132easilyexpandsdatabuswidthto16-or-more  
bits using SLAVE IDT7142  
Features  
High-speed access  
On-chip port arbitration logic (IDT7132 only)  
BUSY output flag on IDT7132; BUSY input on IDT7142  
Battery backup operation —2V data retention (LA only)  
TTL-compatible, single 5V ±10% power supply  
Available in 48-pin DIP, LCC and Flatpack, and 52-pin PLCC  
packages  
Military product compliant to MIL-PRF-38535 QML  
Industrial temperature range (–40°C to +85°C) is available for  
selected speeds  
– Commercial:20/25/35/55/100ns(max.)  
– Industrial: 25ns (max.)  
– Military:25/35/55/100ns(max.)  
Low-power operation  
IDT7132/42SA  
Active: 325mW (typ.)  
Standby: 5mW (typ.)  
– IDT7132/42LA  
Active:325mW(typ.)  
Standby: 1mW (typ.)  
Functional Block Diagram  
OER  
OEL  
CEL  
CER  
R/W  
L
R/WR  
I/OOL-I/O7L  
I/OOR-I/O7R  
I/O  
Control  
I/O  
Control  
m
(1,2)  
(1,2)  
BUSY  
L
BUSY  
R
A
10L  
A
10R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
11  
11  
ARBITRATION  
LOGIC  
CE  
OE  
R
R
CE  
OE  
L
L
R/WR  
R/W  
L
2692 drw 01  
NOTES:  
1. IDT7132 (MASTER): BUSY is open drain output and requires pullup resistor of 270.  
IDT7142 (SLAVE): BUSY is input.  
2. Open drain output: requires pullup resistor of 270.  
JUNE 2004  
1
DSC-2692/16  
©2004IntegratedDeviceTechnology,Inc.  

与7142LA100L48BG相关器件

型号 品牌 获取价格 描述 数据表
7142LA100L48G8 IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, 0.570 X 0.570 INCH, 0.680 INCH HEIGHT, GREEN, LCC-48
7142LA100L48GB IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, 0.570 X 0.570 INCH, 0.680 INCH HEIGHT, GREEN, LCC-48
7142LA100L48GB8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7142LA100L48GI8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7142LA100PB IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, PDIP48, 0.550 X 2.430 INCH, 0.180 INCH HEIGHT, PLASTIC,
7142LA100PDG8 IDT

获取价格

SRAM
7142LA100PG IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, PDIP48, 0.550 X 2.430 INCH, 0.180 INCH HEIGHT, GREEN, P
7142LA100PGB IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, PDIP48, 0.550 X 2.430 INCH, 0.180 INCH HEIGHT, GREEN, P
7142LA100PGB8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7142LA100PGI8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM