IDT7133SA/LA,IDT7143SA/LA
High-Speed 2K x 16 Dual-Port RAM
Military, Industrial and Commercial Temperature Ranges
Pin Configurations(1,2,3) (con't.)
51
50
48
46
44
42
40
38
36
11
10
09
08
07
06
05
04
03
02
01
BUSY
L
CER
A
6L
A
5L
A
3L
A
1L
A
0R
A
2R
A4R
53
55
52
54
56
49
47
45
43
41
39
37
35
32
34
33
31
29
CEL
BUSYR
A
7L
A
2L
A
0L
A
1R
A
3R
A5R
A6R
A
8L
A4L
A
10L
A
9L
A
8R
A7R
57
30
OE
L
R/WLLB
A
10R
A9R
59
(1)
58
28
V
CC
R/WLUB
OE
R
R/WRLB
IDT7133/43G
GU68-1(4)
61
60
26
27
GND(2)
I/O1L
I/O0L
R/WRUB
68-Pin PGA
Top View(5)
63
I/O3L
62
24
25
I/O2L
I/O14R
I/O15R
65
I/O5L
64
22
23
I/O4L
I/O13R
I/O12R
67
I/O7L
68
I/O8L
66
20
21
I/O6L
I/O10R I/O11R
18 19
I/O8R I/O9R
17
1
3
5
7
9
11
13
I/O3R
14
15
I/O5R
16
)
I/O9L
I/O11L
I/O13L
I/O15L GND(2 I/O1R
2
4
6
8
10
I/O0R
12
I/O2R
(1)
VCC
I/O7R
I/O10L
I/O12L
I/O14L
I/O4R
I/O6R
Pin 1
Designator
A
B
C
D
E
F
G
H
J
K
L
2746 drw 04
NOTES:
1. Both VCC pins must be connected to the power supply to ensure reliable operation.
2. Both GND pins must be connected to the ground supply to ensure reliable operation.
3. Package body is approximately 1.18 in x 1.18 in x 0.16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.
Pin Names
Left Port
Right Port
Names
Chip Enable
CEL
CER
R/WLUB
R/WLLB
R/WRUB
R/WRLB
Upper Byte Read/Write Enable
Lower Byte Read/Write Enable
Output Enable
OEL
OER
A
0L - A10L
A
0R - A10R
I/O0R - I/O15R
BUSY
Address
I/O0L - I/O15L
Data Input/Output
Busy Flag
BUSY
L
R
VCC
Power
GND
Ground
2746 tbl 01
3
6.42