5秒后页面跳转
7132LA55PDGI PDF预览

7132LA55PDGI

更新时间: 2024-09-29 14:46:55
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
17页 269K
描述
PDIP-48, Tube

7132LA55PDGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:PDIP
包装说明:DIP,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:2.12
最长访问时间:55 nsJESD-30 代码:R-PDIP-T48
JESD-609代码:e3内存密度:16384 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:8
湿度敏感等级:1功能数量:1
端子数量:48字数:2048 words
字数代码:2000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:2KX8封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
峰值回流温度(摄氏度):260最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:THROUGH-HOLE端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

7132LA55PDGI 数据手册

 浏览型号7132LA55PDGI的Datasheet PDF文件第2页浏览型号7132LA55PDGI的Datasheet PDF文件第3页浏览型号7132LA55PDGI的Datasheet PDF文件第4页浏览型号7132LA55PDGI的Datasheet PDF文件第5页浏览型号7132LA55PDGI的Datasheet PDF文件第6页浏览型号7132LA55PDGI的Datasheet PDF文件第7页 
HIGH SPEED  
2K x 8 DUAL PORT  
STATIC RAM  
IDT7132SA/LA  
IDT7142SA/LA  
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018  
MASTERIDT7132easilyexpandsdatabuswidthto16-or-more  
bits using SLAVE IDT7142  
Features  
High-speed access  
On-chip port arbitration logic (IDT7132 only)  
BUSY output flag on IDT7132; BUSY input on IDT7142  
Battery backup operation —2V data retention (LA only)  
TTL-compatible, single 5V ±10% power supply  
Available in 48-pin DIP, LCC and Flatpack, and 52-pin PLCC  
packages  
Military product compliant to MIL-PRF-38535 QML  
Industrial temperature range (–40°C to +85°C) is available for  
selected speeds  
– Commercial:20/25/35/55/100ns(max.)  
– Industrial: 25ns (max.)  
– Military:25/35/55/100ns(max.)  
Low-power operation  
IDT7132/42SA  
Active: 325mW (typ.)  
Standby: 5mW (typ.)  
– IDT7132/42LA  
Active:325mW(typ.)  
Standby: 1mW (typ.)  
Green parts available, see ordering information  
Functional Block Diagram  
OE  
R
OE  
CE  
R/W  
L
L
CER  
L
R/W  
R
I/OOL-I/O7L  
I/OOR-I/O7R  
I/O  
Control  
I/O  
Control  
m
(1,2)  
(1,2)  
BUSY  
L
BUSY  
R
A
10L  
A
10R  
0R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
11  
11  
ARBITRATION  
LOGIC  
CE  
OE  
R/W  
R
R
CE  
OE  
R/W  
L
L
L
R
2692 drw 01  
NOTES:  
1. IDT7132 (MASTER): BUSY is open drain output and requires pullup resistor of 270.  
IDT7142 (SLAVE): BUSY is input.  
2. Open drain output: requires pullup resistor of 270.  
JULY 2018  
1
DSC-2692/22  

与7132LA55PDGI相关器件

型号 品牌 获取价格 描述 数据表
7132LA55PGB8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7132LA55PGI8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7132-P MOLEX

获取价格

Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
7132S90L48B IDT

获取价格

Multi-Port SRAM, 2KX8, 90ns, CMOS, CQCC48
7132SA100C IDT

获取价格

SB-48, Tube
7132SA100CB IDT

获取价格

SB-48, Tube
7132SA100CG IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, PDIP48, 0.620 X 2.430 INCH, 0.150 INCH HEIGHT, GREEN, D
7132SA100CGB8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7132SA100CGI8 IDT

获取价格

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM
7132SA100F IDT

获取价格

Dual-Port SRAM, 2KX8, 100ns, CMOS, CQFP48, 0.750 X 0.750 INCH, 0.110 INCH HEIGHT, CERAMIC,