5秒后页面跳转
71024S15YI PDF预览

71024S15YI

更新时间: 2024-01-04 15:30:19
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
8页 254K
描述
CMOS Static RAM 1 Meg (128K x 8-Bit)

71024S15YI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:0.400 INCH, PLASTIC, SOJ-32针数:32
Reach Compliance Code:not_compliantECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.16
最长访问时间:15 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J32JESD-609代码:e0
长度:20.96 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ32,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified座面最大高度:3.683 mm
最大待机电流:0.01 A最小待机电流:4.5 V
子类别:SRAMs最大压摆率:0.155 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:10.16 mm
Base Number Matches:1

71024S15YI 数据手册

 浏览型号71024S15YI的Datasheet PDF文件第2页浏览型号71024S15YI的Datasheet PDF文件第3页浏览型号71024S15YI的Datasheet PDF文件第4页浏览型号71024S15YI的Datasheet PDF文件第5页浏览型号71024S15YI的Datasheet PDF文件第7页浏览型号71024S15YI的Datasheet PDF文件第8页 
IDT71024 CMOS Static RAM  
1 Meg (128K x 8-Bit)  
Commercial and Industrial Temperature Ranges  
Timing Waveform of Write Cycle No. 1  
(WE Controlled Timing)(1,4,6)  
Timing Waveform of Write Cycle No. 2  
(CS1 AND CS2 Controlled Timing)(1,4)  
NOTES:  
1. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.  
2. tWR is measured from the earlier of either CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.  
3. Duringthisperiod, I/Opinsareintheoutputstate, andinputsignalsmustnotbeapplied.  
4. IftheCS1 LOWtransitionortheCS2 HIGHtransitionoccurssimultaneouslywithoraftertheWE LOWtransition,theoutputsremaininahighimpedancestate. CS1 andCS2 must  
both be active during the tCW write period.  
5. Transitionismeasured±200mVfromsteadystate.  
6. OEiscontinuouslyHIGH. DuringaWEcontrolledwritecyclewithOELOW, tWP mustbegreaterthanorequaltotWHZ+tDW toallowtheI/Odriverstoturnoffanddatatobeplaced  
on the bus for the required tDW. If OEis HIGH during a WEcontrolled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP.  
6.42  
6

与71024S15YI相关器件

型号 品牌 描述 获取价格 数据表
71024S15YI8 IDT Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

获取价格

71024S20TY8 IDT Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32

获取价格

71024S20TYI IDT Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32

获取价格

71024S20TYI8 IDT Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.300 INCH, PLASTIC, SOJ-32

获取价格

71024S20YI8 IDT Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

获取价格

710-270.000M-AE0 FOX LVDS Output Clock Oscillator, 270MHz Nom, ROHS COMPLIANT PACKAGE-6

获取价格